## Future of Si Nano-CMOS Technology

May 27, 2011

IEEE EDS: WIMNACT 29 @International Convention Hall, Eng. Building 4, National Chiao Tung University

> Hiroshi Iwai, Tokyo Institute of Technology

1

- There were many inventions in the 20<sup>th</sup> century: Airplane, Nuclear Power generation, Computer, Space aircraft, etc
- However, everything has to be controlled by electronics
- Electronics

Most important invention in the 20<sup>th</sup> century

• What is Electronics: To use electrons, Electronic Circuits



Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament

 $\rightarrow$  dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption



Needless to say, but....

#### <u>CMOS Technology:</u> Indispensible for our human society

#### All the human activities are controlled by CMOS

living, production, financing, telecommunication, transportation, medical care, education, entertainment, etc.

#### Without CMOS:

There is no computer in banks, and

world economical activities immediately stop.

Cellarer phone dose not exists

Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 µm	100 nm
10 <sup>-1</sup> m	10 <sup>-2</sup> m	10 <sup>-3</sup> m	10 <sup>-5</sup> m	10 <sup>-7</sup> m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history. Downsizing

#### 1. Reduce Capacitance

- → Reduce switching time of MOSFETs
- → Increase clock frequency
  - Increase circuit operation speed
- 2. Increase number of Transistors
- → Parallel processing
  - Increase circuit operation speed

Downsizing contribute to the performance increase in double ways

Thus, downsizing of Si devices is the most important and critical issue.

# Question:

# How far we can go with downscaling?

### How far can we go?



Future

→ 32nm → 22nm → 16nm → 11.5 nm → 8nm → 5.5nm? → 4nm? → 2.9 nm?

•At least 5,6 generations, for 15 ~ 20 years

Hopefully 8 generations, for 30 years

HP, LOP, LSTP for Logic CMOS PC, Server 100 HP CMOS Router (high Performance) Highest lon, Network Lowest CV/I High leakage Mobile Computing Medium Vdd LOP CMOS 10 x100 Digital AV. Operation Frequency (a.u.) (Low Operation Power) Lowest Vdd Mobile AV Medium Ion, medium CV/I Medium leakage 81816 LSTP CMOS (Low Standby Power)

Lowest leakage Cellula 1 Phone Low Ion, high CV/I High Vdd x10000 10p 100n 1n Subthreshold Leakage (A/µm)

Source: 2007 ITRS Winter Public Conf.

#### Scaling Method: by R. Dennard in 1974



Scaling of high beyond 0.5 nm is important

Power of FET = 
$$CV^2/2 \propto D^3$$
 (=L<sup>3</sup>)



Down scaling is the most effective way of Power saving.

It has been always discussed about the limit of downscaling, but the down scaling of MOSFETs is still possible for another 10 or 20 years!

3 important technological items for DS.

1. Thinning of high-k beyond 0.5 nm

2. Metal S/D

3. Si-Nanowire FET

# High k gate stack



ITRS

## To use high-k dielectrics

### **K: Dielectric Constant**



However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO<sub>2</sub>!

#### Choice of High-k elements for oxide



Hubbard and Schlom, J Mater Res 11 2757 (1996)

#### Conduction band offset vs. Dielectric Constant



XPS measurement by Prof. T. Hattori, INFOS 2003

#### High-k gate insulator MOSFETs for Intel: EOT=1nm

#### EOT: Equivalent Oxide Thickness





## Reports on direct contact of high-k/Si





## EOT = 0.48 nm Our results Transistor with La2O3 gate insulator



## **EOT=0.37nm** La2O3



0.48  $\rightarrow$  0.37nm Increase of Id at 30%

## $\mu_{\text{eff}}$ of W/La\_2O\_3 and W/HfO\_2 nFET on EOT



W/La<sub>2</sub>O<sub>3</sub> exhibits higher μ<sub>eff</sub> than W/HfO<sub>2</sub>
 μ<sub>eff</sub> start degrades below EOT=1.4nm



## **Gate Metal Induced Defects Compensation**



Suppression of aggressive shift in V<sub>fb</sub>

### **Mobility Improvement with Mg Incorporation**



Recovery of  $\mu_{eff}$  mainly at low  $E_{eff}$ 



#### **New materials**

#### Just examples! Many other candidates



Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)

# Si nanowire FET

## Because of off-leakage control,

## $Planar \rightarrow Fin \rightarrow Nanowire$



#### **Nanowire FET**









#### **Increase the Number of quantum channels**



#### Maximum number of wires per 1 µm





Surrounded gate MQS

## **Device fabrication**



## 3D-stacked Si NWs with Hi-k/MG

Top view



Wire direction : <110> 50 NWs in parallel 3 levels vertically-stacked Total array of 150 wires EOT ~2.6 nm



8

## SiNW Band structure calculation

## Cross section of Si NW

First principal calculation,



D=1.96nm D=1.94nm D=1.93nm [001] [011] [111]

## Si nanowire FET with 1D Transport



Atomic models of a Si quantum dot and Si nanowires



#### RSDFT – suitable for parallel first-principles calculation -

✓ Real-Space Finite-Difference Higher-order finite difference pseudopotential method
 ✓ Sparse Matrix J. R. Chelikowsky et al., Phys. Rev. B, (1994)
 ✓ FFT free (FFT is inevitable in the conventional plane-wave code)

for parallel computation.

✓MPI (Message Passing Interface ) library <sub>3D</sub> grid is divided by several regions

Kohn-Sham eq. (finite-difference)

$$\left(-\frac{1}{2}\nabla^{2}+v_{s}[\rho](\mathbf{r})+\hat{v}_{nloc}^{PP}(\mathbf{r})\right)\phi_{n}(\mathbf{r})=\varepsilon_{n}\phi_{n}(\mathbf{r})$$
Higher-order finite difference
$$\frac{\partial^{2}}{\partial x^{2}}\psi_{n}(x,y,z)\approx\sum_{m=-6}^{6}C_{m}\psi_{n}(x+m\Delta x,y,z)$$
MPI\_ISEND, MPI\_IRECV
Integration
$$\int\psi_{m}(\mathbf{r})\psi_{n}(\mathbf{r})d\mathbf{r}\approx\sum_{i=1}^{Mesh}\psi_{m}(\mathbf{r}_{i})\psi_{n}(\mathbf{r}_{i})\Delta x\Delta y\Delta z.$$
MPI\_ALLREDUCE

#### **Massively Parallel Computing**

Iwata et al, J. Comp. Phys., to be published

Real-Space Density-Functional Theory code (RSDFT)

Based on the finite-difference pseudopotential method (J. R. Chelikowsky et al., PRB1994)

Highly tuned for massively parallel computers

Computations are done on a massively-parallel cluster **PACS-CS** at University of Tsukuba.

(Theoretical Peak Performance = 5.6GFLOPS/node)





#### Band structure of 8-nm-diameter Si nanowire near the CBM





#### Si nano wire with surface roughness



Si12822H1544(14,366 atoms)

- ·10nm diameter、3.3nm height、(100)
- •Grid spacing: 0.45Å (~14Ry)
- •# of grid points: 4,718,592
- •# of bands: 29,024
- •Memory:1,022GB~2,044GB

## SiNW Band compact model

## Landauer Formalism for Ballistic FET



## IV Characteristics of Ballistic SiNW FET



#### **Small temperature dependency 35µA/wire for 4 quantum channels**

## **Model of Carrier Scattering**

**Linear Potential Approx.** : Electric Field *E* 



## **Résumé of the Compact Model**

$$I = \frac{q}{\pi \hbar} \sum_{i} g_{i} \int \left[ f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D}) \right] T_{i} d\varepsilon \qquad C_{G} = \frac{2\pi\varepsilon_{ox}}{\ln\left\{\frac{\sqrt{2r + t_{ox}} + \sqrt{t_{ox}}}{\sqrt{2r + t_{ox}} - \sqrt{t_{ox}}}\right\}}.$$
Planar Gate  

$$(V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{\left|Q_{f} + Q_{b}\right|}{C_{G}}. \qquad \mu_{S} - \mu_{D} = qV_{D} \qquad C_{G} = \frac{2\pi\varepsilon_{ox}}{\ln\left(\frac{r + t_{ox}}{r}\right)}.$$
(Electrostatics requirement)  

$$Q_{j} + Q_{b} = \frac{q}{\pi} \sum_{i} g_{i} \left[ \int_{-\infty}^{\infty} \frac{dk}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \int_{-\infty}^{0} \left\{ \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{D}}{k_{B}T}\right\}} \right\} T_{i}(\varepsilon_{i}(k))dk$$
(Carrier distribution

$$T(\varepsilon) = \frac{\sqrt{2D_0 qE}}{\left(\sqrt{B_0 + D_0} + \sqrt{D_0}\right)qE + \sqrt{2mD_0}B_0 \ln\left(\frac{qEx_0 + \varepsilon}{\varepsilon}\right)}$$

in Subbands)

Unknowns are  $I_{D}$ ,  $(\mu_{S}-\mu_{0})$ ,  $(\mu_{D}-\mu_{0})$ ,  $(Q_{f}+Q_{b})$ 

## **I-V<sub>D</sub>** Characteritics (**RT**)



## SiNW FET Fabrication

## SiNW FET Fabrication

S/D & Fin Patterning

Sacrificial Oxidation





Oixde etch back

Backend

SiN sidewall support formation

Gate Oxidation & Poly-Si Deposition

Gate Lithography & RIE Etching

Gate Sidewall Formation

Ni SALISIDE Process (Ni 9nm / TiN 10nm)



# (a) SEM image of Si NW FET (Lg = 200nm)(b) high magnification observation of gate and its sidewall.



## Fabricated SiNW FET





Recent results to be presented by ESSDERC 2010 next week in Sevile

Wire cross-section: 20 nm X 10 nm



## **Bench Mark**



#### **Bench Mark**

	This work	Ref[11]	Ref[12]	Ref[13]	Ref[14]	Ref[15]	Ref[4]
NW Cross-section (nm)	Rect.	Rect.	Rect.	Cir.	Cir.	Elliptical	Elliptical
NW Size (nm)	10x20	10x20	14	10	10	12	13x20
Lg (nm)	65	25	100	30	8	65	35
EOT or Tox (nm)	3	1.8	1.8	2	4	3	1.5
Vdd (V)	1.0	1.1	1.2	1.0	1.2	1.2	1.0
Ion(uA) per wire	60.1	102	30.3	26.4	37.4	48.4	43.8
Ion(uA/um) by dia.	3117	5010	2170	2640	3740	4030	2592
Ion(uA/um) by cir.	1609	2054	430	841	1191	1283	825
SS (mV/dec.)	70	79	68	71	75	~75	85
DIBL (mV/V)	62	56	15	13	22	40-82	65
Ion/Ioff	~1E6	>1E6	>1E5	~1E6	>1E7	>1E7	~2E5

Ref[11] by Stmicro Lg=25nm,Tox=1.8nm This work Lg=65nm,Tox=3nm

#### I<sub>ON</sub>/I<sub>OFF</sub> Bench mark







S. Kamiyama, IEDM 2009, p. 431 P. Packan, IEDM 2009, p.659



1.2~1.3V

Y. Jiang, VLSI 2008, p.34
H.-S. Wong, VLSI 2009, p.92
S. Bangsaruntip, IEDM 2009, p.297
C. Dupre, IEDM 2008, p. 749
S.D.Suk, IEDM 2005, p.735
G.Bidel, VLSI 2009, p.240





## Primitive estimation !





#### Current Issues Si Nanowire

Control of wire surface property Source Drain contact Optimization of wire diameter Compact I-V model **III-V & Ge Nanowire** High-k gate insulator Wire formation technique CNT: Growth and integration of CNT Width and Chirality control Chirality determines conduction types: metal or semiconductor Graphene:

Graphene formation technique Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap 66

# Thank you for your attention!