Past and Future of Mirco/Nano-Electronics

December 28, 2010

@Gandhi Institute of Technology and Management Bhubaneshwar, Orissa, India

> Hiroshi Iwai, Tokyo Institute of Technology



Tokyo Institute of Technology Founded in 1881, Promoted to Univ. 1929

Institute Overview

Established in 1881→ 130th anniversary in 2011

3 undergraduate schools

School of Science, School of Engineering, School of Bioscience and Biotechnology

Einstein Visit

7 graduate schools

Science and Engineering Science, Science and Engineering Technology,

Bioscience and Biotechnology, Interdisciplinary Graduate School of Science and Engineering,

Information Science and Engineering, Decision Science and Technology, Innovation Management

Total Number of Students

	Undergraduate	Graduate	Master's	Doctoral	Teaching Staff	Student/Instructor	Staff
Tokyo Inst.	5,000	5,000	3,500	1,500	1,200	8.3	550
Per Year	1,200		1,800	500			



International Students





複合創造領域

| 先端ナノエレクトロニクス研究コアユニット研究室メンバー

Innovative Platform for Education and Research

Nanoelectronics Research Frontier Core Unit

(2010年10月1日現在)







Cluster tool for high-k thin film deposition



- There were many inventions in the 20th century: Airplane, Nuclear Power generation, Computer, Space aircraft, etc
- However, everything has to be controlled by electronics
- Electronics

Most important invention in the 20th century

• What is Electronics: To use electrons, Electronic Circuits



Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

4 wives of Lee De Forest

1906 Lucille Sheardown 1907 Nora Blatch 1912 Mary Mayo, singer 1930 Marie Mosquini, silent film actress



MARIE





Mary

First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament

 \rightarrow dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption



History of Semiconductor devices

1947, 1st Point Contact Bipolar Transistor: Ge Semiconductor, Bardeen, Brattin → Nobel Prize 1948, 1st Junction Bipolar Transistor, Ge Semiconductor, Schokley → Nobel Prize 1958, 1st Integrated Circuits,

Ge Semiconductor, J.Kilby \rightarrow Nobel Prize

1959, 1st Planar Integrated Circuits, R.Noice

1960, 1st MOS Transistor, Kahng, Si Semiconductor
1963, 1st CMOS Circuits, C.T. Sah and F. Wanlass

J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT

Filed March 28, 1928



J.E.LILIENFELD



Capacitor structure with notch





0 bias for gate

Surface Potential (Negative direction)





Positive bias for gate

However, no one could realize MOSFET operation for more than 30 years.

Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!



Drain Current was several orders of magnitude smaller than expected

Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles. This is the 1st Transistor: **Not Field Effect Transistor, But Bipolar Transistor (another mechanism)**

<u>1947</u>: 1st transistor



J. Bardeen W





W. Shockley

Bipolar using Ge

1958: 1st Integrated Circuit

Jack S. Kilby

Connect 2 bipolar transistors in the Same substrate by bonding wire.





1960: First MOSFET by D. Kahng and M. Atalla **Top View**







Si/SiO2 Interface is extraordinarily good

1970,71: 1st generation of LSIs

MPU Intel 4004 **DRAM** Intel 1103 B. B. B. B. B. B.

21

MOS LSI experienced continuous progress for many years

Nar	ne of Integrated Circuits	Number of Transistors
1960s	IC (Integrated Circuits)	~ 10
1970s	LSI (Large Scale Integrated	Circuit) ~1,000
1980s	VLSI (Very Large Scale IC)	~10,000
1990s	ULSI (Ultra Large Scale IC)	~1,000,000
2000s	?LSI (? Large Scale IC)	~1000,000,000







When NMOS is ON, PMOS is OFF When PMOS is ON, NMOS is OFF

Needless to say, but....

<u>CMOS Technology:</u> Indispensible for our human society

Al the human activities are controlled by CMOS

living, production, financing, telecommunication, transportation, medical care, education, entertainment, etc.

Without CMOS:

There is no computer in banks, and

world economical activities immediately stop.

Cellarer phone dose not exists

Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 µm	100 nm
10 ⁻¹ m	10 ⁻² m	10 ⁻³ m	10 ⁻⁵ m	10 ⁻⁷ m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history. Downsizing

1. Reduce Capacitance

- → Reduce switching time of MOSFETs
- → Increase clock frequency
 - Increase circuit operation speed
- 2. Increase number of Transistors
- → Parallel processing
 - Increase circuit operation speed

Downsizing contribute to the performance increase in double ways

Thus, downsizing of Si devices is the most important and critical issue:

Scaling Method: by R. Dennard in 1974



Geometry & Supply voltage	L _g , W _g T _{ox,} V _{dd}	К	Scaling K: K=0.7 for example
Drive current in saturation	I _d	К	$I_{d} = v_{sat}W_{g}C_{o}(V_{g}-V_{th}) \qquad C_{o}: gate C per unit area$ $\longrightarrow W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K = K$
I _d per unit W _g	l _d /μm	1	I_d per unit $W_g = I_d / W_g = 1$
Gate capacitance	C _g	К	$C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox} \longrightarrow KK / K = K$
Switching speed	τ	К	$\tau = C_g V_{dd} / I_d \longrightarrow KK / K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	A _{chip}	α	α : Scaling factor \longrightarrow In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	N	α/K^2	N $\rightarrow \alpha/K^2 = 1/K^2$, when $\alpha = 1$
Power per chip	Р	α	fNCV ² /2 \rightarrow K ⁻¹ (α K ⁻²)K(K ¹) ² = α = 1, when α =1

$k = 0.7^2 = 0.5$ and $\alpha = 1$		
$Vdd \rightarrow 0.5$		
$\int dd = 0.5$		
$Lg \rightarrow 0.5$		
$Cg \rightarrow 0.5$		
P (Power)/Clock		
$\rightarrow 0.5^3 = 0.125$		
τ (Switching time) \rightarrow 0.5		
N (# of Tr) \rightarrow 1/0.5 ² = 4		
f (Clock) \rightarrow 1/0.5 = 2		
P (Power) → 1		

Actual past downscaling trend until year 2000



Vd scaling insufficient, α increased

N, Id, f, P increased significantly 3

Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1μm:	SCE
Early 1980's	0.5µm:	S/D resistance
Early 1980's	0.25µm:	Direct-tunneling of gate SiO ₂
Late 1980's	0.1µm:	'0.1µm brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of directtunneling current through the very thin-gate oxide.



FAD



C. Mead L. Conway

VLSI textbook

Finally, there appears to be a fundamental limit ¹⁰ of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide begin to make the devices of smaller dimension unworkable.
Direct-tunneling effect







Drain current: Id \propto 1/Gate length (Lg) Lg \rightarrow small,

Then, $Ig \rightarrow small$, $Id \rightarrow large$, Thus, $Ig/Id \rightarrow very small$



39

Do not believe a text book statement, blindly!

Never Give Up!

No one knows future!

There would be a solution!

Think, Think, and Think!

Or, Wait the time! Some one will think for you

Transistor Scaling Continues



Qi Xinag, ECS 2004, AMD





5 nm gate length CMOS



Downsizing limit!

Channel length Gate oxide thickness





Ultimate limitation





- 1.2nm physical SiO2 in production (90nm logic node)
- 0.8nm physical SiO2 in research transistors

By Robert Chau, IWGI 2003

So, we are now in the limitation of downsizing?

Do you believe this or do not?

K: Dielectric Constant There is a solution! To use high-k dielectrics



However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO₂!

Choice of High-k elements for oxide

		Ca	andi	dat	es								(2	Gas at 10	or I)00	iqui K	HfO ₂ based dielectrics are selected as the						
н		Un	stal	ole	at	Si i	nte	rfa	ce				Ra	adio	act	ive	first generation materials, because of						
Li	Be	Si + MO_X MSi _X + SiO ₂ Si + MO_X MSi _X + SiO ₂												N	0	F	Ne	their merit in 1) band-offset, 2) dialactric constant					
Na	Mg		Si	+ N	/10 _x	Μ	+ N	ISi _x	O _Y			AI	Si	Р	S	Cl	Ar	2) dielectric constant 3) thermal stability					
к	Са	Sc	Ti	v	Cr	Mn	Fc	Со	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr						
Rh	Sr	Y	Zr	Nb	Мо	Тс	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Те	I	Xe	La ₂ O ₃ based dielectrics are					
Cs	Ва		Ηf	Та	W	Re	Os	Ir	Pt	Au	Hg	ΤI	Pb	Bi	Ро	At	Rn	thought to be the next generation materials,					
Fr	Ra		Rf	На	Sg	Ns	Hs	Mt										which may not need a thicker interfacial					
		La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Но	Er	Tm	Yb	Lu		layer					

Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)

Conduction band offset vs. Dielectric Constant



XPS measurement by Prof. T. Hattori, INFOS 2003

High-k gate insulator MOSFETs for Intel: EOT=1nm

EOT: Equivalent Oxide Thickness





SiO_x-IL growth at HfO₂/Si Interface





Phase separator

HfO₂ + Si + O₂ HfO₂ + Si + 2O* HfO₂ + SiO₂ H. Shimizu, JJAP, 44, pp. 6131 Oxygen supplied from W gate electrode D.J.Lichtenwalner, Tans. ECS 11, 319 SiO_x-IL is formed after annealing Oxygen control is required for optimizing the reaction

Choice of High-k elements for oxide

		Ca	andi	dat	es								(2	Gas at 10	or I)00	iqui K	HfO ₂ based dielectrics are selected as the						
н		Un	stal	ole	at	Si i	nte	rfa	ce				Ra	adio	act	ive	first generation materials, because of						
Li	Be	Si + MO_X MSi _X + SiO ₂ Si + MO_X MSi _X + SiO ₂												N	0	F	Ne	their merit in 1) band-offset, 2) dialactric constant					
Na	Mg		Si	+ N	/10 _x	Μ	+ N	ISi _x	O _Y			AI	Si	Р	S	Cl	Ar	2) dielectric constant 3) thermal stability					
к	Са	Sc	Ti	v	Cr	Mn	Fc	Со	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr						
Rh	Sr	Y	Zr	Nb	Мо	Тс	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Те	I	Xe	La ₂ O ₃ based dielectrics are					
Cs	Ва		Ηf	Та	W	Re	Os	Ir	Pt	Au	Hg	ΤI	Pb	Bi	Ро	At	Rn	thought to be the next generation materials,					
Fr	Ra		Rf	На	Sg	Ns	Hs	Mt										which may not need a thicker interfacial					
		La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Но	Er	Tm	Yb	Lu		layer					

Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)

La-Silicate Reaction at La₂O₃/Si Direct contact high-k/Si is possible



La₂O₃ can achieve direct contact of high-k/Si

56



Quantum Effect in Gate Stack



- A question if the performance improvement can be obtained with EOT<0.5nm
- Is EOT<0.5nm achievable?

EOT = 0.48 nm Our results Transistor with La2O3 gate insulator



EOT=0.37nm La2O3



 $0.48 \rightarrow 0.37$ nm Increase of Id at 30%

μ_{eff} of W/La_2O_3 and W/HfO_2 nFET on EOT



W/La₂O₃ exhibits higher μ_{eff} than W/HfO₂
μ_{eff} start degrades below EOT=1.4nm



Gate Metal Induced Defects Compensation



63

Mobility Improvement with Mg Incorporation



Recovery of μ_{eff} mainly at low E_{eff}



New materials

Just examples! Many other candidates



Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)

What is a roadmap? What is ITRS?

Roadmap: Prediction of future technologies

ITRS: International Technology Roadmap for Semiconductors made by SIA (Semiconductor Industry Association with Collaboration with Japan, Europe, Korea and Taiwan)



67

1992 -1997:NTRS (National Technology Roadmap) 1998 - : ITRS (International Technology Roadmap)



Question:

How far we can go with downscaling?

- -There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
 - 1. Nanowire/tube MOSFETs
 - 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



How far can we go?



Future

 \rightarrow 32nm \rightarrow 22nm \rightarrow 16nm \rightarrow 11.5 nm \rightarrow 8nm \rightarrow 5.5nm? \rightarrow 4nm? \rightarrow 2.9 nm?

• At least 5,6 generations, for 15 ~ 20 years

Hopefully 8 generations, for 30 years



Source: 2007 ITRS Winter Public Conf.
Because of off-leakage control,

Planar \rightarrow Fin \rightarrow Nanowire



Nanowire FET









Increase the Number of quantum channels



Maximum number of wires per 1 µm





Surrounded gate MOS

Device fabrication



3D-stacked Si NWs with Hi-k/MG

Top view



Wire direction : <110> 50 NWs in parallel 3 levels vertically-stacked Total array of 150 wires EOT ~2.6 nm **NWs**

Cross-section

SiNW Band structure calculation

Cross section of Si NW

First principal calculation,



D=1.96nm D=1.94nm D=1.93nm [001] [011] [111]

Si nanowire FET with 1D Transport



Atomic models of a Si quantum dot and Si nanowires



RSDFT – suitable for parallel first-principles calculation -

✓ Real-Space Finite-Difference Higher-order finite difference pseudopotential method
 ✓ Sparse Matrix J. R. Chelikowsky et al., Phys. Rev. B, (1994)
 ✓ FFT free (FFT is inevitable in the conventional plane-wave code)

for parallel computation.

✓MPI (Message Passing Interface) library _{3D} grid is divided by several regions

Kohn-Sham eq. (finite-difference)

$$\int \psi_{m}(\mathbf{r})\psi_{n}(\mathbf{r})d\mathbf{r} \approx \sum_{i=1}^{6} \psi_{m}(\mathbf{r}_{i})\psi_{n}(\mathbf{r}_{i}) \Delta x \Delta y \Delta z$$

Massively Parallel Computing

Iwata et al, J. Comp. Phys., to be published

Real-Space Density-Functional Theory code (RSDFT)

Based on the finite-difference pseudopotential method (J. R. Chelikowsky et al., PRB1994)

Highly tuned for massively parallel computers

Computations are done on a massively-parallel cluster **PACS-CS** at University of Tsukuba.

(Theoretical Peak Performance = 5.6GFLOPS/node)





Band structure of 8-nm-diameter Si nanowire near the CBM





Si nano wire with surface roughness



Si12822H1544(14,366 atoms)

- •10nm diameter, 3.3nm height, (100)
- Grid spacing : 0.45Å (~14Ry)
- # of grid points : 4,718,592
- •# of bands: 29,024
- Memory : 1,022GB ~ 2,044GB

SiNW Band compact model

Landauer Formalism for Ballistic FET



IV Characteristics of Ballistic SiNW FET



Small temperature dependency 35µA/wire for 4 quantum channels

Model of Carrier Scattering

Linear Potential Approx. : Electric Field E



Résumé of the Compact Model

$$I = \frac{q}{\pi \hbar} \sum_{i} g_{i} \int \left[f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D}) \right] T_{i} d\varepsilon \qquad C_{G} = \frac{2\pi\varepsilon_{ox}}{\ln\left\{\frac{\sqrt{2r + t_{ox}} + \sqrt{t_{ox}}}{\sqrt{2r + t_{ox}} - \sqrt{t_{ox}}}\right\}}.$$
Planar Gate

$$(V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{|Q_{f} + Q_{b}|}{C_{G}}. \qquad \mu_{S} - \mu_{D} = qV_{D} \qquad C_{G} = \frac{2\pi\varepsilon_{ox}}{\ln\left(\frac{r + t_{ox}}{r}\right)}.$$
(Electrostatics requirement)

$$Q_{f} + Q_{b} = \frac{q}{\pi} \sum_{i} g_{i} \left[\int_{-\infty}^{\infty} \frac{dk}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \int_{-\infty}^{0} \left\{ \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{D}}{k_{B}T}\right\}} \right\}} T_{i}(\varepsilon_{i}(k))dk$$
(Carrier distribution)

$$T(\varepsilon) = \frac{\sqrt{2D_0 qE}}{\left(\sqrt{B_0 + D_0} + \sqrt{D_0}\right) qE + \sqrt{2mD_0} B_0 \ln\left(\frac{qEx_0 + \varepsilon}{\varepsilon}\right)}$$

in Subbands)

Unknowns are I_D , $(\mu_S - \mu_0)$, $(\mu_D - \mu_0)$, $(Q_f + Q_b)$

I-V_D Characteritics (**RT**)



SiNW FET Fabrication

SiNW FET Fabrication

S/D & Fin Patterning

Sacrificial Oxidation





Oixde etch back

Backend

SiN sidewall support formation

Gate Oxidation & Poly-Si Deposition

Gate Lithography & RIE Etching

Gate Sidewall Formation

Ni SALISIDE Process (Ni 9nm / TiN 10nm)



(a) SEM image of Si NW FET (Lg = 200nm)(b) high magnification observation of gate and its sidewall.



Fabricated SiNW FET





Recent results to be presented by ESSDERC 2010 next week in Sevile

Wire cross-section: 20 nm X 10 nm



Bench Mark

Bench Mark

	This work	Ref[11]	Ref[12]	Ref[13]	Ref[14]	Ref[15]	Ref[4]
NW Cross-section (nm)	Rect.	Rect.	Rect.	Cir.	Cir.	Elliptical	Elliptical
NW Size (nm)	10x20	10x20	14	10	10	12	13x20
Lg (nm)	65	25	100	30	8	65	35
EOT or Tox (nm)	3	1.8	1.8	2	4	3	1.5
Vdd (V)	1.0	1.1	1.2	1.0	1.2	1.2	1.0
Ion(uA) per wire	60.1	102	30.3	26.4	37.4	48.4	43.8
Ion(uA/um) by dia.	3117	5010	2170	2640	3740	4030	2592
Ion(uA/um) by cir.	1609	2054	430	841	1191	1283	825
SS (mV/dec.)	70	79	68	71	75	~75	85
DIBL (mV/V)	62	56	15	13	22	40-82	65
Ion/Ioff	~1E6	>1E6	>1E5	~1E6	>1E7	>1E7	~2E5

Ref[11] by Stmicro Lg=25nm,Tox=1.8nm This work Lg=65nm,Tox=3nm

I_{ON}/I_{OFF} Bench mark

S. Kamiyama, IEDM 2009, p. 431 P. Packan, IEDM 2009, p.659

1.2 ~ 1.3V

Y. Jiang, VLSI 2008, p.34
H.-S. Wong, VLSI 2009, p.92
S. Bangsaruntip, IEDM 2009, p.297
C. Dupre, IEDM 2008, p. 749
S.D.Suk, IEDM 2005, p.735
G.Bidel, VLSI 2009, p.240

Primitive estimation !

Current Issues <u>Si Nanowire</u>

Control of wire surface property Source Drain contact Optimization of wire diameter Compact I-V model **III-V & Ge Nanowire** High-k gate insulator Wire formation technique CNT: Growth and integration of CNT Width and Chirality control Chirality determines conduction types: metal or semiconductor **Graphene:**

Graphene formation technique Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap 107

Thank you for your attention!