Past and Future of Micro/Nano CMOS Devices

November 1, 2010

IEEE EDS MQ @ Inter Continental Hotel, Shanghai

H. Iwai Tokyo Inst. Tech.



Tokyo Institute of Technology Founded in 1881, Promoted to Univ. 1929

Institute Overview

Established in 1881→ 130th anniversary in 2011

3 undergraduate schools

School of Science, School of Engineering, School of Bioscience and Biotechnology

Einstein Visit

7 graduate schools

Science and Engineering Science, Science and Engineering Technology,

Bioscience and Biotechnology, Interdisciplinary Graduate School of Science and Engineering,

Information Science and Engineering, Decision Science and Technology, Innovation Management

Total Number of Students

	Undergraduate	Graduate	Master's	Doctoral	Teaching Staff	Student/Instructor	Staff
Tokyo Inst.	5,000	5,000	3,500	1,500	1,200	8.3	550
Per Year	1,200		1,800	500			



International Students











| 先端ナノエレクトロニクス研究コアユニット研究室メンバー

Innovative Platform for Education and Research

Nanoelectronics Research Frontier Core Unit

(2010年5月26日現在)







Cluster tool for high-k thin film deposition



研究設備(岩井研究室の専有装置)1



クラスタチャンバ MBE(x4)+スパッタ(x2)



クラスタチャンバ MBE(x7)



クラスタチャンバ MBE(x8)+スパッタ(x5)+FLA



5元スパッタ装置





蒸着装置

研究設備(岩井研究室の専有装置)2



プラズマドーピング装置



反応性イオンエッチング装置



反応性イオンエッチング装置



熱酸化炉(6本)



ランプ加熱炉 2 インチ



ランプ加熱炉

超高速型



ランプ加熱炉 6インチ

研究設備(岩井研究室の専有装置)3



電界放出型走查電子顕微鏡



エリプソメータ



マスクアライナ



プローバ 6 インチ



低ノイズプローバ 6 インチ



プローバ 8 インチ



高周波プローバ 8 インチ 12

研究設備(専攻の共同利用機器)











反応性イオン エッチング装置

反応性イオン エッチング装置

反応性イオン エッチング装置 原子間力顕微鏡











イオン注入機 200 k V



低温プローバ 13 First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament

 \rightarrow dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption



Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 µm	100 nm
10 ⁻¹ m	10 ⁻² m	10 ⁻³ m	10 ⁻⁵ m	10 ⁻⁷ m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history.

Scaling Method: by R. Dennard in 1974



Geometry & Supply voltage	L _g , W _g T _{ox,} V _{dd}	К	Scaling K: K=0.7 for example
Drive current in saturation	I _d	К	$I_{d} = v_{sat}W_{g}C_{o}(V_{g}-V_{th}) \qquad C_{o}: gate C per unit area$ $\longrightarrow W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K = K$
l _d per unit W _g	l _d /μm	1	I_d per unit $W_g = I_d / W_g = 1$
Gate capacitance	C _g	к	$C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox} \longrightarrow KK / K = K$
Switching speed	τ	К	$\tau = C_g V_{dd} / I_d \longrightarrow KK / K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	A _{chip}	α	α : Scaling factor \rightarrow In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	N	α/K²	N $\rightarrow \alpha/K^2 = 1/K^2$, when $\alpha = 1$
Power per chip	Р	α	fNCV ² /2 \rightarrow K ⁻¹ (α K ⁻²)K(K ¹) ² = α = 1, when α =1 17

k= 0.7 ² =0.5 and α =1
$Vdd \rightarrow 0.5$
$Lg \rightarrow 0.5$
Id $\rightarrow 0.5$
$Cg \rightarrow 0.5$
P (Power)/Clock
$\rightarrow 0.5^3 = 0.125$
τ (Switching time) \rightarrow 0.5
N (# of Tr) \rightarrow 1/0.5 ² = 4
f (Clock) \rightarrow 1/0.5 = 2
P (Power) → 1

Integrated Circuits Technologies are still very important for Green or power saving!

1. Green by Integrated Circuits

Power saving by Microprocessor control for all the human systems

2. Green of Integrated Circuits

Power saving of Integrated Circuits by Down Scaling of MOSFETs in PC, Data Center, Router, etc. Down scaling is the most effective way of Power saving.

It has been always discussed about the limit of downscaling, but the down scaling of MOSFETs is still possible for another 10 or 20 years!

3 important technological items for DS.

1. Thinning of high-k beyond 0.5 nm

2. Metal S/D

3. Si-Nanowire FET

Question:

How far we can go with downscaling?

Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1µm:	SCE
Early 1980's	0.5µm:	S/D resistance
Early 1980's	0.25µm:	Direct-tunneling of gate SiO ₂
Late 1980's	0.1µm:	'0.1µm brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of directtunneling current through the very thin-gate oxide.



FAD

VLSI textbook

Finally, there appears to be a fundamental limit ¹⁰ of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide begin to make the devices of smaller dimension unworkable.

Direct-tunneling effect







Drain current: Id \propto 1/Gate length (Lg) Lg \rightarrow small,

Then, $Ig \rightarrow small$, $Id \rightarrow large$, Thus, $Ig/Id \rightarrow very small$



27



5 nm gate length CMOS



ITRS expect Lg less than 10nm 2009 ITRS Technology Trend: MPU gate length



Figure 8b 2009 ITRS—MPU/high-performance ASIC Half Pitch and Gate Length Trends R S

How far can we go?



Future

 \rightarrow 32nm \rightarrow 22nm \rightarrow 16nm \rightarrow 11.5 nm \rightarrow 8nm \rightarrow 5.5nm? \rightarrow 4nm? \rightarrow 2.9 nm?

• At least 5,6 generations, for 15 ~ 20 years

Hopefully 8 generations, for 30 years

CMOS scaling is the mainstream





ITRS

Scaling of high beyond 0.5 nm is important

Power of FET =
$$CV^2/2$$
 D³ (=L³)



Direct contact of high-k to Si



Cluster tool for high-k thin film deposition


Challenge to EOT~0.3nm

EOT<0.5nm with Gain in Drive Current



14% of I_d increase is observed even at saturation region

EOT below 0.4nm is still useful for scaling

Si Nanowire FET

Because of off-leakage control,

Planar \rightarrow Fin \rightarrow Nanowire



Nanowire FET









Increase the Number of quantum channels



Maximum number of wires per 1 µm





Surrounded gate MOS

Device fabrication



3D-stacked Si NWs with Hi-k/MG

Top view



Wire direction : <110> 50 NWs in parallel 3 levels vertically-stacked Total array of 150 wires EOT ~2.6 nm **NWs**

Cross-section

SiNW Band structure calculation

Cross section of Si NW

First principal calculation,



D=1.96nm D=1.94nm D=1.93nm [001] [011] [111]

Si nanowire FET with 1D Transport



Atomic models of a Si quantum dot and Si nanowires



RSDFT – suitable for parallel first-principles calculation -

✓ Real-Space Finite-Difference Higher-order finite difference pseudopotential method
 ✓ Sparse Matrix J. R. Chelikowsky et al., Phys. Rev. B, (1994)
 ✓ FFT free (FFT is inevitable in the conventional plane-wave code)

for parallel computation.

✓MPI (Message Passing Interface) library _{3D} grid is divided by several regions

Kohn-Sham eq. (finite-difference)

$$\int \psi_{m}(\mathbf{r})\psi_{n}(\mathbf{r})d\mathbf{r} \approx \sum_{i=1}^{6} \psi_{m}(\mathbf{r}_{i})\psi_{n}(\mathbf{r}_{i}) \Delta x \Delta y \Delta z$$

Massively Parallel Computing

Iwata et al, J. Comp. Phys., to be published

Real-Space Density-Functional Theory code (RSDFT)

Based on the finite-difference pseudopotential method (J. R. Chelikowsky et al., PRB1994)

Highly tuned for massively parallel computers

Computations are done on a massively-parallel cluster **PACS-CS** at University of Tsukuba.

(Theoretical Peak Performance = 5.6GFLOPS/node)





Band structure of 8-nm-diameter Si nanowire near the CBM





Si nano wire with surface roughness



Si12822H1544(14,366 atoms)

- •10nm diameter, 3.3nm height, (100)
- Grid spacing : 0.45Å (~14Ry)
- # of grid points : 4,718,592
- •# of bands: 29,024
- Memory : 1,022GB ~ 2,044GB

SiNW Band compact model

Landauer Formalism for Ballistic FET



IV Characteristics of Ballistic SiNW FET



Small temperature dependency 35µA/wire for 4 quantum channels

Model of Carrier Scattering

Linear Potential Approx. : Electric Field E



Résumé of the Compact Model

$$I = \frac{q}{\pi \hbar} \sum_{i} g_{i} \int \left[f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D}) \right] T_{i} d\varepsilon \qquad C_{G} = \frac{2\pi\varepsilon_{ox}}{\ln\left\{\frac{\sqrt{2r + t_{ox}} + \sqrt{t_{ox}}}{\sqrt{2r + t_{ox}} - \sqrt{t_{ox}}}\right\}}.$$
Planar Gate

$$(V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{|Q_{f} + Q_{b}|}{C_{G}}. \qquad \mu_{S} - \mu_{D} = qV_{D} \qquad C_{G} = \frac{2\pi\varepsilon_{ox}}{\ln\left(\frac{r + t_{ox}}{r}\right)}.$$
(Electrostatics requirement)

$$Q_{f} + Q_{b} = \frac{q}{\pi} \sum_{i} g_{i} \left[\int_{-\infty}^{\infty} \frac{dk}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \int_{-\infty}^{0} \left\{ \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{D}}{k_{B}T}\right\}} \right\}} T_{i}(\varepsilon_{i}(k))dk$$
(Carrier distribution)

$$T(\varepsilon) = \frac{\sqrt{2D_0 qE}}{\left(\sqrt{B_0 + D_0} + \sqrt{D_0}\right) qE + \sqrt{2mD_0} B_0 \ln\left(\frac{qEx_0 + \varepsilon}{\varepsilon}\right)}$$

in Subbands)

Unknowns are I_D , $(\mu_S - \mu_0)$, $(\mu_D - \mu_0)$, $(Q_f + Q_b)$

I-V_D Characteritics (**RT**)



SiNW FET Fabrication

SiNW FET Fabrication

S/D & Fin Patterning

Sacrificial Oxidation





Oixde etch back

Backend

SiN sidewall support formation

Gate Oxidation & Poly-Si Deposition

Gate Lithography & RIE Etching

Gate Sidewall Formation

Ni SALISIDE Process (Ni 9nm / TiN 10nm)



(a) SEM image of Si NW FET (Lg = 200nm)(b) high magnification observation of gate and its sidewall.



Fabricated SiNW FET





Recent results to be presented by ESSDERC 2010 next week in Sevile

Wire cross-section: 20 nm X 10 nm



Bench Mark



Bench Mark

	This work	Ref[11]	Ref[12]	Ref[13]	Ref[14]	Ref[15]	Ref[4]
NW Cross-section (nm)	Rect.	Rect.	Rect.	Cir.	Cir.	Elliptical	Elliptical
NW Size (nm)	10x20	10x20	14	10	10	12	13x20
Lg (nm)	65	25	100	30	8	65	35
EOT or Tox (nm)	3	1.8	1.8	2	4	3	1.5
Vdd (V)	1.0	1.1	1.2	1.0	1.2	1.2	1.0
Ion(uA) per wire	60.1	102	30.3	26.4	37.4	48.4	43.8
Ion(uA/um) by dia.	3117	5010	2170	2640	3740	4030	2592
Ion(uA/um) by cir.	1609	2054	430	841	1191	1283	825
SS (mV/dec.)	70	79	68	71	75	~75	85
DIBL (mV/V)	62	56	15	13	22	40-82	65
Ion/Ioff	~1E6	>1E6	>1E5	~1E6	>1E7	>1E7	~2E5

Ref[11] by Stmicro Lg=25nm,Tox=1.8nm This work Lg=65nm,Tox=3nm

I_{ON}/I_{OFF} Bench mark







S. Kamiyama, IEDM 2009, p. 431 P. Packan, IEDM 2009, p.659



1.2 ~ 1.3V

Y. Jiang, VLSI 2008, p.34
H.-S. Wong, VLSI 2009, p.92
S. Bangsaruntip, IEDM 2009, p.297
C. Dupre, IEDM 2008, p. 749
S.D.Suk, IEDM 2005, p.735
G.Bidel, VLSI 2009, p.240





Primitive estimation !




Current Issues <u>Si Nanowire</u>

Control of wire surface property Source Drain contact Optimization of wire diameter Compact I-V model **III-V & Ge Nanowire** High-k gate insulator Wire formation technique CNT: Growth and integration of CNT Width and Chirality control Chirality determines conduction types: metal or semiconductor **Graphene:**

Graphene formation technique Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap 73

Thank you for your attention