Si Nanowire Device and its Modeling

September 6, 2010

H. Iwai, K. Natori, K. Kakushima, P. Ahmet, Tokyo Inst. Tech.

K. Shiraishi, J. Iwata, Tsukuba Univ.

A. Oshiyama, Univ. of Tokyo

K. Yamada, K. Ohmori, Waseda Univ

Integrated Circuits Technologies are still very important for Green or power saving!

1. Green by Integrated Circuits

Power saving by Microprocessor control for all the human systems

2. Green of Integrated Circuits

Power saving of Integrated Circuits by Down Scaling of MOSFETs in PC, Data Center, Router, etc. Down scaling is the most effective way of Power saving.

It has been always discussed about the limit of downscaling, but the down scaling of MOSFETs is still possible for another 10 or 20 years!

3 important technological items for DS.

1. Thinning of high-k beyond 0.5 nm

2. Metal S/D

3. Si-Nanowire FET



ITRS

Scaling of high beyond 0.5 nm is important

Power of FET =
$$CV^2/2 \propto D^3$$
 (=L³)



Direct contact of high-k to Si



Cluster tool for high-k thin film deposition



Challenge to EOT~0.3nm

EOT<0.5nm with Gain in Drive Current



14% of I_d increase is observed even at saturation region

EOT below 0.4nm is still useful for scaling

Si Nanowire FET

FinFET to Nanowire



Nanowire FET









Increase the Number of quantum channels



Maximum number of wires per 1 µm





Surrounded gate MQS



Increase the number of wires towards vertical dimension

SiNW Band structure calculation

Cross section of Si NW

First principal calculation,

D=1.96nm D=1.94nm [001] [011] D=1.93nm [111]

Si nanowire FET with 1D Transport

Atomic models of a Si quantum dot and Si nanowires

RSDFT – suitable for parallel first-principles calculation -

✓ Real-Space Finite-Difference Higher-order finite difference pseudopotential method
 ✓ Sparse Matrix J. R. Chelikowsky et al., Phys. Rev. B, (1994)
 ✓ FFT free (FFT is inevitable in the conventional plane-wave code)

for parallel computation.

CPU

CPU5

CPU₂

✓MPI (Message Passing Interface) library _{3D} grid is divided by several regions

Kohn-Sham eq. (finite-difference)

$$\left(-\frac{1}{2}\nabla^{2} + v_{s}[\rho](\mathbf{r}) + \hat{v}_{nloc}^{PP}(\mathbf{r})\right)\phi_{n}(\mathbf{r}) = \varepsilon_{n}\phi_{n}(\mathbf{r})$$
Higher-order finite difference
$$\frac{\partial^{2}}{\partial x^{2}}\psi_{n}(x, y, z) \approx \sum_{m=-6}^{6} C_{m}\psi_{n}(x + m\Delta x, y, z)$$
MPI_ISEND, MPI_IRECV
Integration
$$\int \psi_{n}(\mathbf{r})\psi_{n}(\mathbf{r})d\mathbf{r} \approx \sum_{i=1}^{Mesh} \psi_{m}(\mathbf{r}_{i})\psi_{n}(\mathbf{r}_{i})\Delta x \Delta y \Delta z$$

MPI ALLREDUCE

Massively Parallel Computing

with our recently developed code "RSDFT"

Iwata et al, J. Comp. Phys., to be published

Real-Space Density-Functional Theory code (RSDFT)

Based on the finite-difference pseudopotential method (J. R. Chelikowsky et al., PRB1994)

Highly tuned for massively parallel computers

Computations are done on a massively-parallel cluster **PACS-CS** at University of Tsukuba.

(Theoretical Peak Performance = 5.6GFLOPS/node) e.g.) The system over 10,000 atoms \rightarrow Si₁₀₇₀₁H₁₉₉₆ (7.6 nm diameter Si dot) Grid points = 3,402,059Convergence behavior for Si₁₀₇₀₁H_{1996Bands = 22,432} 10^{-1} 10⁻² 10^{-3} Vnew-Vold/^2 10^{-4} 10⁻⁵ 10^{-6} 10^{-7} Computational Time (with 1024 nodes of PACS-CS) 10^{-8} 10^{-9} 10^{-10} $6781 \text{ sec.} \times 60 \text{ iteration step} = 113 \text{ hour}$ 10 20 30 40 0 iteration

Band structure of 8-nm-diameter Si nanowire near the CBM

Si nano wire with surface roughness

Si12822H1544(14,366 atoms)

- ·10nm diameter、3.3nm height、(100)
- •Grid spacing: 0.45Å (~14Ry)
- •# of grid points: 4,718,592
- •# of bands: 29,024
- •Memory:1,022GB~2,044GB

SiNW Band compact model

Landauer Formalism for Ballistic FET

IV Characteristics of Ballistic SiNW FET

Small temperature dependency 35µA/wire for 4 quantum channels

Model of Carrier Scattering

Linear Potential Approx. : Electric Field *E*

Résumé of the Compact Model

$$I = \frac{q}{\pi \hbar} \sum_{i} g_{i} \int \left[f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D}) \right] T_{i} d\varepsilon \qquad C_{G} = \frac{2\pi \varepsilon_{ax}}{\ln\left\{\frac{\sqrt{2r + t_{ax}} + \sqrt{t_{ax}}}{\sqrt{2r + t_{ax}} - \sqrt{t_{ax}}}\right\}}.$$
Planar Gate

$$(V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{\left|Q_{f} + Q_{b}\right|}{C_{G}}.$$
$$\mu_{S} - \mu_{D} = qV_{D} \qquad C_{G} = \frac{2\pi \varepsilon_{ax}}{\ln\left(\frac{r + t_{ax}}{r}\right)}.$$
GAA
(Electrostatics requirement)

$$Q_{f} + Q_{b} = \frac{q}{\pi} \sum_{i} g_{i} \left[\int_{-\infty}^{\infty} \frac{dk}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \int_{-\infty}^{0} \left\{ \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{D}}{k_{B}T}\right\}} \right\} T_{i}(\varepsilon_{i}(k)) dk$$

$$T(\varepsilon) = \frac{\sqrt{2D_0}qE}{\left(\sqrt{B_0 + D_0} + \sqrt{D_0}\right)qE + \sqrt{2mD_0}B_0\ln\left(\frac{qEx_0 + \varepsilon}{\varepsilon}\right)}$$

(Carrier distribution in Subbands)

Unknowns are I_D , $(\mu_S - \mu_0)$, $(\mu_D - \mu_0)$, $(Q_f + Q_b)$

I-V_D Characteritics (RT)

SiNW FET Fabrication

SiNW FET Fabrication

S/D & Fin Patterning

Sacrificial Oxidation

Oixde etch back

Backend

SiN sidewall support formation

Gate Oxidation & Poly-Si Deposition

Gate Lithography & RIE Etching

Gate Sidewall Formation

Ni SALISIDE Process (Ni 9nm / TiN 10nm)

Standard recipe for gate stack formation

(a) SEM image of Si NW FET (Lg = 200nm)(b) high magnification observation of gate and its sidewall.

Fabricated SiNW FET

500nm

Recent results to be presented by ESSDERC 2010 next week in Sevile

Wire cross-section: 20 nm X 10 nm

 L_g =65nm, T_{ox} =3nm

Bench Mark

Bench Mark

	This work	Ref[11]	Ref[12]	Ref[13]	Ref[14]	Ref[15]	Ref[4]
NW Cross-section (nm)	Rect.	Rect.	Rect.	Cir.	Cir.	Elliptical	Elliptical
NW Size (nm)	10x20	10x20	14	10	10	12	13x20
Lg (nm)	65	25	100	30	8	65	35
EOT or Tox (nm)	3	1.8	1.8	2	4	3	1.5
Vdd (V)	1.0	1.1	1.2	1.0	1.2	1.2	1.0
Ion(uA) per wire	60.1	102	30.3	26.4	37.4	48.4	43.8
Ion(uA/um) by dia.	3117	5010	2170	2640	3740	4030	2592
Ion(uA/um) by cir.	1609	2054	430	841	1191	1283	825
SS (mV/dec.)	70	79	68	71	75	~75	85
DIBL (mV/V)	62	56	15	13	22	40-82	65
Ion/Ioff	~1E6	>1E6	>1E5	~1E6	>1E7	>1E7	~2E5

Ref[11] by Stmicro Lg=25nm,Tox=1.8nm This work Lg=65nm,Tox=3nm

I_{ON}/I_{OFF} Bench mark

S. Kamiyama, IEDM 2009, p. 431 P. Packan, IEDM 2009, p.659

1.2~1.3V

Y. Jiang, VLSI 2008, p.34
H.-S. Wong, VLSI 2009, p.92
S. Bangsaruntip, IEDM 2009, p.297
C. Dupre, IEDM 2008, p. 749
S.D.Suk, IEDM 2005, p.735
G.Bidel, VLSI 2009, p.240

Primitive estimation !

Current Issues <u>Si Nanowire</u>

Control of wire surface property Source Drain contact Optimization of wire diameter Compact I-V model <u>III-V & Ge Nanowire</u> High-k gate insulator Wire formation technique <u>CNT:</u> Growth and integration of CNT Width and Chirality control Chirality determines conduction types: metal or semiconductor

<u>Graphene:</u> Graphene formation technique

Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap 43

Acknowledgement

This work was supported by METI and NEDO, Japan.

Fabrication of Si-nanowire FETs Were supported by Selete.

Some simulator of Si-nanowire FETs were done by using Selete T-CAD simulator tool.

Thank you for your attention