Past and future of Si integrated circuit device technologies

IEEE EDS Mini Colloquium

@Institute for Microelectronics Stuttgart (IMS-CHIPS), Stuttgart, Germany

June 7, 2010

Frontier Research Center

Tokyo Institute of Technology, Yokohama, Japan

Hiroshi Iwai



Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament

 \rightarrow dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption



J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT

Filed March 28, 1928



J.E.LILIENFELD



Capacitor structure with notch



Today's transistor: MOSFET for CMOS LSI



0 bias for gate

Surface Potential (Negative direction)





Positive bias for gate

However, no one could realize MOSFET operation for more than 30 years.

Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!



Drain Current was several orders of magnitude smaller than expected

Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles. This is the 1st Transistor: **Not Field Effect Transistor, But Bipolar Transistor (another mechanism)**

1947: 1st transistor



J. Bardeen





W. Shockley

Bipolar using Ge

1960: First MOSFET by D. Kahng and M. Atalla **Top View**







Si/SiO2 Interface is extraordinarily good

1970,71: 1st generation of LSIs

DRAM Intel 1103





Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 µm	100 nm
10 ⁻¹ m	10 ⁻² m	10 ⁻³ m	10⁻⁵m	10 ⁻⁷ m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history. Downsizing

1. Reduce Capacitance

- Reduce switching time of MOSFETs
- → Increase clock frequency
 - Increase circuit operation speed
- 2. Increase number of Transistors
- → Parallel processing
 - Increase circuit operation speed

Downsizing contribute to the performance increase in double ways

Thus, downsizing of Si devices is the most important and critical issue:

Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size	Cause)
Late 1970's	1µm:	SCE
Early 1980's	0.5µm:	S/D resistance
Early 1980's	0.25µm:	Direct-tunneling of gate SiO ₂
Late 1980's	0.1µm:	'0.1 μ m brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of directtunneling current through the very thin-gate oxide.



VLSI textbook

Finally, there appears to be a fundamental limit ¹⁰ of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide begin to make the devices of smaller dimension unworkable.

Direct-tunneling effect







Drain current: Id \propto 1/Gate length (Lg) Lg \rightarrow small, Then, Ig \rightarrow small, Id \rightarrow large, Thus, Ig/Id \rightarrow very small



19



5 nm gate length CMOS



3 important items for *More* Moore

- 1. Scaling of high-k beyond 0.5 nm
- 2. Metal S/D
- 3. Si-Nanowire FET



Scaling of high beyond 0.5 nm is important



→Increase in Off-leakage current

Direct contact of high-k to Si



Challenge for thinning High-k





Challenge to EOT~0.3nm



14% of I_d increase is observed even at saturation region



FinFET to Nanowire



Nanowire FET









Increase the Number of quantum channels



Maximum number of wires per 1 µm





Surrounded gate MQS



Increase the number of wires towards vertical dimension



Cross section of Si NW

First principal calculation, TAPP



D=1.96nm D=1.94nm [001] [011] D=1.93nm [111]

Si nanowire FET with 1D Transport



Landauer Formalism for Ballistic FET



Carrier Density obtained from E-k Band



IV Characteristics of Ballistic SiNW FET



Small temperature dependency 35µA/wire for 4 quantum channels

Model of Carrier Scattering

Linear Potential Approx. : Electric Field *E*



Résumé of the Compact Model

$$I = \frac{q}{\pi \hbar} \sum_{i} g_{i} \int [f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D})] T_{i} d\varepsilon$$

$$C_{G} = \frac{2\pi \varepsilon_{ox}}{\ln\left\{\frac{\sqrt{2r + t_{ox}} + \sqrt{t_{ox}}}{\sqrt{2r + t_{ox}} - \sqrt{t_{ox}}}\right\}}.$$
Planar Gate
$$(V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{|Q_{f} + Q_{b}|}{C_{G}}.$$

$$\mu_{S} - \mu_{D} = qV_{D}$$

$$C_{G} = \frac{2\pi \varepsilon_{ox}}{\ln\left(\frac{r + t_{ox}}{r}\right)}.$$
GAA
$$(\text{Electrostatics requirement})$$

$$Q_{f} + Q_{b} = \frac{q}{\pi} \sum_{i} g_{i} \left[\int_{-\infty}^{\infty} \frac{dk}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \int_{-\infty}^{0} \left\{\frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{D}}{k_{B}T}\right\}}\right\}}T_{i}(\varepsilon_{i}(k))dk$$

$$T(\varepsilon) = \frac{\sqrt{2D_0 qE}}{\left(\sqrt{B_0 + D_0} + \sqrt{D_0}\right)qE + \sqrt{2mD_0}B_0 \ln\left(\frac{qEx_0 + \varepsilon}{\varepsilon}\right)}$$

(Carrier distribution in Subbands)

Unknowns are I_{D} , $(\mu_{S}-\mu_{0})$, $(\mu_{D}-\mu_{0})$, および $(Q_{f}+Q_{b})$

I-V_D Characteritics (RT)



SiNW FET Fabrication

Brief process flow of Si Nanowire FET

- S/D&Fin Patterining (ArF Lithography and RIE Etching)
- Sacrificial Oxidation & Oxide Removal (not completely released from BOX layer)
- Nanowire Sidewall Formation (oxide support protector)
- Gate Oxidation (5nm) & Poly-Si Deposition (75nm)
- Gate Lithography & RIE Etching
- Gate Sidewall Formation
- **Ni SALISIDE Process**

(a) Fin structure formed on BOX layer. (b)XTEM image of fin shown in (a) (c) XTEM image after sacrificial oxidation (d) Cross sectional SEM image after partial removal of sacrificial oxide (e) XTEM after nanowire sidewall formation



SiNW FET Fabrication

S/D & Fin Patterning

Sacrificial Oxidation





Oixde etch back

Backend

SiN sidewall support formation

Gate Oxidation & Poly-Si Deposition

Gate Lithography & RIE Etching

Gate Sidewall Formation

Ni SALISIDE Process (Ni 9nm / TiN 10nm)

Standard recipe for gate stack formation



(a) SEM image of Si NW FET (Lg = 200nm)(b) high magnification observation of gate and its sidewall.



Fabricated SiNW FET







 I_{on}/I_{off} ratio of ~10⁷, high I_{on} of 49.6 μ A/wire

Output characteristics of 10x10nm² SiNW FET







Current Issues <u>Si Nanowire</u>

Control of wire surface property Source Drain contact Optimization of wire diameter Compact I-V model **III-V & Ge Nanowire** High-k gate insulator Wire formation technique CNT: Growth and integration of CNT Width and Chirality control Chirality determines conduction types: metal or semiconductor Graphene:

Graphene formation technique Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap 52

Thank you for your attention