Si Nanoelectronic Device Technology

# **@University of Science and Technology of China, Hefei**

## 中国科学技術大学、合肥

## March 10, 2010

東京工業大学 Tokyo Institute of Technology

先端研究中心 Frontier Research Center

## 岩井 洋 Hiroshi Iwai



## Tokyo Institute of Technology Founded in 1881, Promoted to Univ. 1929

## **Institute Overview**

#### Established in 1881→ 130th anniversary in 2011

#### 3 undergraduate schools

School of Science, School of Engineering, School of Bioscience and Biotechnology

Einstein Visit

#### 7 graduate schools

Science and Engineering Science, Science and Engineering Technology,

Bioscience and Biotechnology, Interdisciplinary Graduate School of Science and Engineering,

Information Science and Engineering, Decision Science and Technology, Innovation Management

#### Total Number of Students

	Undergraduate	Graduate	Master's	Doctoral	Teaching Staff	Student/Instructor	Staff
Tokyo Inst.	5,000	5,000	3,500	1,500	1,200	8.3	550
Per Year	1,200		1,800	500			



## **International Students**



#### Suzukake-dai Campus

Graduate School of Bioscience and Biotechnology Undergraduate Faculty of Bioscience and Biotechnology

#### Interdisciplinary Graduate School of Science and Engineering

(11 Departments)

**Fundamental Chairs** 

¢ollaborative Guest Chairs

Cooperative Chairs Research Laboratories of Resources Utilization

Precision and Intelligence Laboratory

Materials and Structures Laboratory

Imaging Science and Engineering Laboratory

Frontier Collaborative Research Center

**Microsystem Research Center** 

#### Graduate School of Science and

Faculty of Science Faculty of Engineering

Graduate School of Decision Science and Technology

Graduate School of Information Science and Engineering

> Graduate School of Innovation Management

Research Laboratory for Nuclear Reactors

> Research Laboratories, Research Centers, etc.

> Research Laboratories, Research Centers, etc.

#### **Ookayama Campus**

#### **Collaborative Research Institutes (Outside)**



## Number of Teaching Staffs



#### **# Students**

	in IGS	in Titech
Undergraduate Course		5001 (307)
Master's Course	1125 (48)	3547 (249)
Doctoral Course	482 (80)	1533 (322)

(): # students from overseas

#### Enrollment

Master's Course 550, Doctoral Course 140  $\sim$ 

Master's course : enrolled from other universities. students of various backgrounds Doctoral course : increase in # working students

(Spring, 2006)

## Number of Students (Enrolled in Oct., 2005-Apr., 2006)

## Master's Course



## Number of Students (Enrolled in Oct., 2005-Apr., 2006)

## **Doctoral Course**



## After Graduation

Master's degree (IGS)



## After Graduation

Doctoral degree (IGS)





### 岩井研メンバー

#### (2009年11月1日現在)



₩ 横田知之

14

Interdisciplinary Graduate School of Science and Engineering 大学院総合理工学研究科

J2 Building:



Frontier Collaborative Research Center (FCRC) 先端創造共同研究中心



## Iwai Lab. Equipment MBE and Sputter Chamber **Sputter Chamber** Deposition Ch. Transfer rod Loading Back Pressure 10<sup>-8</sup> Pa During

#### 1/f noise measurement system; 6 inch wafer



RF measurement system; 8 inch wafer, 40 GHz



**RTA Furnace No.1** 



MBE Chamber

Deposition 10<sup>-7</sup> Pa Deposition rate: 0.1 to 1 nm/min

**RTA Furnace No.2** 

## 岩井研究室~Iwai Lab.~

#### ●ご挨拶

#### Welcome to Iwai Lab.

#### 総合理工学研究科 物理電子システム創造専攻 岩井研究室

当研究室では、シリコンをベースとした集積回路のデバイス技術、 特に素子超数細化や集積回路限界の探査、研究や、新材料や三 次元トランジスタ構造のシリコン集積回路への導入を行っていま す。さらにエマージング技術としてゲルマニウムや田-V族半導体 チャネル材料の検討などを行っています。

LSI(Large scale Integrated Circuit、大規模集積回路)の最初の製品とみなされるInteiの 1k bit DRAMが製造されてから30年近くになりますが、この間にLSIは実に長足の発展を 遂げ、高度な計算を行い動作や情報を制御する中枢部品としてありとあらゆる機器に用い られるようになってきました。

最近のMobile Telephone, Mobile PC, ひいてはインターネットの爆発的な普及も軽量、 小型、低消費電力で極めてきたことによるものです。

今後更にこの文明飛躍的な発展を遂げて、近い将来人間の知性、感性の機能を代行する 機器が出現することが大いに期待されます。

これはこれからの高齢化社会で予想される労働人口不足、老人介護人口不足などの状況のもとで、各人が平等にある程度以上の生活レベルを教授できるためには行く行くは超えなければならないハードルであると考えますが、何れにせよこれを実現するためには現状のものから何祈も性能の高い機器の実現が必要であると考えられており、まずはハードとしてのLSIの発展が今後何十年かにわたって継続していくことが必要条件のひとつとも考えられています。

さて、LSIの発展はトランジスタを中心としたLSI中の素子の縮小化によってなされてきまし たが、トランジスタの縮小化の服具がどこにあるかが重要な疑問としてクローズアップされ てきます。この流れが今後も続くますると2005年頃にはゲート長が30mmとなり、更に今世 紀の半ばにはゲート長はシリコン結晶中の原子の間隔である0.0003µm(即ち3A)となる 計算となります。この寸は辺りが原子を用いてトランジスタを形成する限りにおいて究極的 な服界と考えられますが、このようなゲート長のトランジスタが動作するかどうかは甚だ疑 間であると思われており、経済的要因からはもう少し大きいところとも言われています。

研究テーマとしてはCMOS LSIの素子微細化の限界を見超えて、今後のLSIがハード、 ソフトの両面から継続して発見していくためにはどういう技術を開発していくべきかを考えつ つ、まずは微細シリコントランジスタ微細の特性研究、微細化限界とその打破(高調電体 ゲート絶視などの新材料の導入、構造の改良等など)の研究などから手を協めていきた いと考えています。またその後のポストスケーリング時代に対応した、エマージング技術と して、ゲルマニウムやヨーV 除半導体チャネル材料、シリコンナ/ワイヤートランジスタの研 究を行っていこうと思っています。また、成果をできるだけ広く産業界に使っていただき、社 会に冒載すること目指しており、産学導種と国際協力を研究の基本としています。









## Importance of Electronics

- There were many inventions in the 20<sup>th</sup> century: Airplane, Nuclear Power generation, Computer, Space aircraft, etc
- However, everything has to be controlled by electronics
- Electronics

Most important invention in the 20<sup>th</sup> century

• What is Electronics: To use electrons, Electronic Circuits



Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

4 wives of Lee De Forest

1906 Lucille Sheardown 1907 Nora Blatch 1912 Mary Mayo, singer 1930 Marie Mosquini, silent film actress



MARIE





#### Mary

First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament

 $\rightarrow$  dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption



#### J. E. LILIENFELD

#### DEVICES FOR CONTROLLED ELECTRIC CURRENT

#### Filed March 28, 1928



J.E.LILIENFELD



## Capacitor structure with notch





0 bias for gate

Surface Potential (Negative direction)





Positive bias for gate

However, no one could realize MOSFET operation for more than 30 years.

Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!



Drain Current was several orders of magnitude smaller than expected

Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles. This is the 1<sup>st</sup> Transistor: **Not Field Effect Transistor, But Bipolar Transistor (another mechanism)** 

## **<u>1947</u>: 1<sup>st</sup> transistor**



J. Bardeen W





W. Shockley

## **Bipolar using Ge**

## <u>1958: 1st Integrated Circuit</u>

## Jack S. Kilby

Connect 2 bipolar transistors in the Same substrate by bonding wire.





## **1960**: First MOSFET by D. Kahng and M. Atalla **Top View**







Si/SiO2 Interface is extraordinarily good

## 1970,71: 1st generation of LSIs

# MPU Intel 4004 **DRAM** Intel 1103 B. B. B. B. B. B.

## MOS LSI experienced continuous progress for many years

Nar	ne of Integrated Circuits	Number of Transistors
1960s	IC (Integrated Circuits)	~ 10
1970s	LSI (Large Scale Integrated	Circuit) ~1,000
1980s	VLSI (Very Large Scale IC)	~10,000
1990s	ULSI (Ultra Large Scale IC)	~1,000,000
2000s	?LSI (? Large Scale IC)	~1000,000,000





## When NMOS is ON, PMOS is OFF When PMOS is ON, NMOS is OFF
Needless to say, but....

## <u>CMOS Technology:</u> Indispensible for our human society

### Al the human activities are controlled by CMOS

living, production, financing, telecommunication, transportation, medical care, education, entertainment, etc.

### Without CMOS:

There is no computer in banks, and

world economical activities immediately stop.

Cellarer phone dose not exists

Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 µm	100 nm
10 <sup>-1</sup> m	10 <sup>-2</sup> m	10 <sup>-3</sup> m	10 <sup>-5</sup> m	10 <sup>-7</sup> m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history. Downsizing

### 1. Reduce Capacitance

- → Reduce switching time of MOSFETs
- Increase clock frequency
  - Increase circuit operation speed
- 2. Increase number of Transistors
- → Parallel processing
  - Increase circuit operation speed

Downsizing contribute to the performance increase in double ways

# Thus, downsizing of Si devices is the most important and critical issues

#### Scaling Method: by R. Dennard in 1974



Geometry & Supply voltage	L <sub>g</sub> , W <sub>g</sub> T <sub>ox,</sub> V <sub>dd</sub>	К	Scaling K: K=0.7 for example
Drive current in saturation	I <sub>d</sub>	К	$I_{d} = v_{sat}W_{g}C_{o}(V_{g}-V_{th}) \qquad C_{o}: \text{ gate C per unit area}$ $\longrightarrow W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K = K$
l <sub>d</sub> per unit W <sub>g</sub>	l <sub>d</sub> /μm	1	$I_d$ per unit $W_g = I_d / W_g = 1$
Gate capacitance	C <sub>g</sub>	К	$C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox} \longrightarrow KK / K = K$
Switching speed	τ	К	$\tau = C_g V_{dd} / I_d \longrightarrow KK / K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	A <sub>chip</sub>	α	$\alpha$ : Scaling factor $\longrightarrow$ In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	N	$\alpha/K^2$	N $\rightarrow \alpha/K^2 = 1/K^2$ , when $\alpha = 1$
Power per chip	Р	α	$fNCV^{2}/2 \longrightarrow K^{-1}(\alpha K^{-2})K(K^{1})^{2} = \alpha = 1, \text{ when } \alpha = 1$

k= 0.7 and $\alpha$ =1	k= 0.7 <sup>2</sup> =0.5 and $\alpha$ =1						
Single MOFET							
$Vdd \rightarrow 0.7$	$Vdd \rightarrow 0.5$						
Lg $\rightarrow 0.7$	Lg $\rightarrow 0.5$						
$Id \rightarrow 0.7$	Id $\rightarrow 0.5$						
$Cg \rightarrow 0.7$	$Cg \rightarrow 0.5$						
P (Power)/Clock	P (Power)/Clock						
$\rightarrow 0.7^3 = 0.34$	$\rightarrow 0.5^3 = 0.125$						
$\tau$ (Switching time) $\rightarrow 0.7$	$\tau$ (Switching time) $\rightarrow 0.5$						
Chip							
N (# of Tr) $\rightarrow$ 1/0.7 <sup>2</sup> = 2	N (# of Tr) $\rightarrow$ 1/0.5 <sup>2</sup> = 4						
f (Clock) $\rightarrow$ 1/0.7 = 1.4	f (Clock) $\rightarrow$ 1/0.5 = 2						
P (Power) → 1	P (Power) → 1						

#### Actual past downscaling trend until year 2000



Vd scaling insufficient,  $\alpha$  increased

N, Id, f, P increased significantly

## Microprocessors Trend??

## Increase in Power and Heat ?

Past: 1972 (Intel)	Today: 2002 (Intel) <sup>2</sup>	008 (Intel)								
Lg 10,000 nm	Lg_sub-70 nm	Lg sub-25 nm								
Tox 1200 nm	Tox 1.4 nm	Tox 0.7 nm								
f 0.00075 GHz	f 2.53 GHz	f 30 GHz								
P a few 100 mW	P several 10 W	P 10 kW								
N 2.25k	N 50 M	N 1.8B								
Heat generation	on	MIPS 1M MIPS (TIPS)								
2002 10W/cm <sup>2</sup> Hot plate										

- 2006 100W/cm<sup>2</sup> Surface of nuclear reactor
- 2010 1000W/cm<sup>2</sup> rocket nozzle
- 2016 10000W/cm<sup>2</sup> Sun surface

P. P. Gelsinger, "Microprocessor for the New Millennium: Challenges, Opportunities, and New Frontiers," Dig. Tech. 2001 ISSCC, San Francisco, pp.22-23, February, 2001





#### **Tera-scale Research Prototype**

Connecting 80 simple cores on a single test chip

Intel processors with two cores are here now and quad-core processors are right around the corner. In the coming years, the number of cores on a chip will continue to grow, launching an era of vastly more powerful computers. These are the machines that will deliver efficient teraflop performance with the capabilities needed to handle tomorrow's emerging applications. They must also scale to an increasing number of cores – perhaps 10s or even 100s of them.

This test chip represents Intel's first tera-scale research prototype silicon. The purpose of the prototype is to develop a design methodology appropriate for tera-scale computing by using a tiled approach. Each tile includes a small core, or compute element, with a few simple instructions that can generate data, and a router that connects each tile to adjacent tiles and to 3D stacked memory that will be added in the future. The prototype consists of 80 tiles in an 8x10 array with an on-chip interconnect fabric.







The key technologies of this first Tera-scale Research Prototype are a mesh interconnect (left) and support for 3D stacked memory (above).

## Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1µm:	SCE
Early 1980's	0.5µm:	S/D resistance
Early 1980's	0.25µm:	Direct-tunneling of gate SiO <sub>2</sub>
Late 1980's	0.1µm:	'0.1µm brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of directtunneling current through the very thin-gate oxide.



FAD



C. Mead L. Conway

## VLSI textbook

Finally, there appears to be a fundamental limit <sup>10</sup> of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide ..... begin to make the devices of smaller dimension unworkable.

## **Direct-tunneling effect**







Drain current: Id  $\propto$  1/Gate length (Lg) Lg  $\rightarrow$  small,

Then,  $Ig \rightarrow small$ ,  $Id \rightarrow large$ , Thus,  $Ig/Id \rightarrow very small$ 



53

Do not believe a text book statement, blindly!

**Never Give Up!** 

No one knows future!

## There would be a solution!

Think, Think, and Think!

Or, Wait the time! Some one will think for you

## **Transistor Scaling Continues**



Qi Xinag, ECS 2004, AMD





# **5 nm gate length CMOS**



**Downsizing limit!** 

Channel length Gate oxide thickness





Subtheshold leakage current of MOSFET





#### Constant and does not become small with down-scaling



## **Ultimate limitation**





- 1.2nm physical SiO2 in production (90nm logic node)
- 0.8nm physical SiO2 in research transistors

By Robert Chau, IWGI 2003

# So, we are now in the limitation of downsizing?

# Do you believe this or do not?

#### K: Dielectric Constant There is a solution! To use high-k dielectrics



However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO<sub>2</sub>!

# High-k Thin Film for Gate Insulator



	2005	2008	2010	2015
Physical Gate Length (nm)	32	22	18	10
Equivalent Oxide Thickness (nm)	1.1	0.8	0.7	0.6

#### Choice of High-k elements for oxide

		Candidates											( a	Gas at 10	or I )00	iqui K	d	HfO <sub>2</sub> based dielectrics
н		Unstable at Si interface											Ra	adio	act	ive	Не	first generation materials, because of
Li	Be		Si	- τ + Ν	/10 <sub>x</sub>	M	Si <sub>x</sub> ·	+ Si	2 <b>O</b> 2			В	С	N	0	F	Ne	their merit in 1) band-offset, 2) dialactric constant
Na	Mg		Si	+ N	10 <sub>x</sub>	Μ	+ N	ISi <sub>x</sub>	O <sub>Y</sub>			AI	Si	Ρ	S	Cl	Ar	3) thermal stability
К	Ca	Sc	Ti	v	Cr	Mn	Fc	Со	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr	
Rh	Sr	Y	Zr	Nb	Мо	Тс	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Те	I	Xe	La <sub>2</sub> O <sub>3</sub> based dielectrics are
Cs	Ва		Hf	Та	W	Re	Os	Ir	Pt	Au	Hg	TI	Pb	Bi	Ро	At	Rn	thought to be the next generation materials,
Fr	Ra		Rf	На	Sg	Ns	Hs	Mt										which may not need a thicker interfacial
		La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Но	Er	Tm	Yb	Lu		layer

Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)

#### Historical trend of high-k R& D



#### **Choice of High-k**

		Candidates											C a	Sas It 10	or li )00 l	iqui K	HfO <sub>2</sub> based dielectrics are selected as the	
H	(	Unstable at Si interface									_	Radio active						first generation materials, because of
Li	Be	Si + $MO_X$ MSi <sub>X</sub> + SiO <sub>2</sub> Si + MO <sub>X</sub> MSi <sub>X</sub> + SiO <sub>2</sub>							B	С	N	0	F	Ne	their merit in 1) band-offset,			
Na	Mg		Si	+ N	10 <sub>X</sub>	Μ	+ M	Si <sub>x</sub> (	O <sub>Y</sub>			Al	Si	Р	S	Cl	Ar	3) thermal stability
K	Ca	Sc	Ti	V	Cr	Mn	Fc	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr	
Rh	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Te	Ι	Xe	La <sub>2</sub> O <sub>3</sub> based dielectrics are
Cs	Ba		Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn	thought to be the next generation materials,
Fr	Ra		Rf	Ha	Sg	Ns	Hs	Mt										which may not need a thicker interfacial layer

La Ce Pr Nd Pm SmEu Gd Tb Dy Ho Er TmYb Lu

Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)<sup>70</sup>



HfO2 was chosen for the 1<sup>st</sup> generation La2O3 is more difficult material to treat

#### Dielectric constant value vs. Band offset (Measured)



C.A. Billmann et al., MRS Spring Symp., 1999, R.D.Shannon, J. Appl. Phys., 73, 348, 1993 S. De Gebdt, IEDM Short Coyuse, 2004

T. Hattori, INFOS, 2003


#### Too large high-k cause significant short channel effect

## Absorption of moisture and CO<sub>2</sub>

The oxides become hydroxide and carbonate in  $H_2O$  and  $CO_2$  ambient.



## Hygroscopic Properties of La<sub>2</sub>O<sub>3</sub>



After 30 hours in clean room (temperature & humidity controlled) 75

# **Experimental apparatus**



# Change of CET for all studied



Absorption test in case of acryl apparatus after the AI electrode formation



#### High-k gate insulator MOSFETs for Intel: EOT=1nm

#### EOT: Equivalent Oxide Thickness



## Present Status of high-k Research



- IL of 0.5~0.7nm is essential for high  $\mu$
- Difficult to achieve EOT<0.7nm ?

- [5] L. A. Rangersson, VLSI05 [6]C. H. Choi, IEDM02
- [6]C. H. Choi, IEDM02 [7]S. J. Rhee, VLSI05



## **High-k for Further Scaling**



SiO<sub>2</sub> interfacial layer inserted or re-grown for

- recovery of degraded mobility
- interface state, reliability (TDDB, BTI), etc.
- SiO<sub>2</sub>-IL free structure (direct contact of high-k/Si) is required for EOT=0.5nm

EOT scaling is expected down to 0.5 nm in ITRS

# SiO<sub>x</sub>-IL growth at HfO<sub>2</sub>/Si Interface





#### **Phase separator**

HfO<sub>2</sub> + Si + O<sub>2</sub> HfO<sub>2</sub> + Si + 2O\* HfO<sub>2</sub> + SiO<sub>2</sub> H. Shimizu, JJAP, 44, pp. 6131 Oxygen supplied from W gate electrode D.J.Lichtenwalner, Tans. ECS 11, 319 SiO<sub>x</sub>-IL is formed after annealing Oxygen control is required for optimizing the reaction

# La-Silicate Reaction at La<sub>2</sub>O<sub>3</sub>/Si Direct contact high-k/Si is possible



La<sub>2</sub>O<sub>3</sub> can achieve direct contact of high-k/Si

## **EOT<0.5nm with Gain in Drive Current**



14% of I<sub>d</sub> increase is observed even at saturation region

### EOT below 0.4nm is still useful for scaling

## $\mu_{\text{eff}}$ of W/La\_2O\_3 and W/HfO\_2 nFET on EOT



W/La<sub>2</sub>O<sub>3</sub> exhibits higher μ<sub>eff</sub> than W/HfO<sub>2</sub>
μ<sub>eff</sub> start degrades below EOT=1.4nm



## **Gate Metal Induced Defects Compensation**



88

## **Mobility Improvement with Mg Incorporation**



Recovery of  $\mu_{eff}$  mainly at low  $E_{eff}$ 



#### **New materials**

#### Just examples! Many other candidates



Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)





### Toshiba Corporation





# In a future No person is necessary!





64k DRAM64k DRAM1k SRAM3 inch4 inch wafer2 inch waferwafer19801974

# When do we start planning for next wafer size transition?



#### Now: After 50 Years from the 1st single MOSFETs









Already 64 Gbit:

larger than that of world population comparable for the numbers of neurons in human brain

Samsung announced 256 Gbit will be produced

256Gbit: larger than those of # of stars in galaxies



- -There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
  - 1. Nanowire/tube MOSFETs
  - 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



# **FinFET to Nanowire**



#### Si nanowire FET as a strong candidate

conduction

1. Compatibility with current CMOS process 2. Good controllability of I<sub>OFF</sub> 3. High drive current source Multi quantum High integration Channel 1D ballistic

#### after CMOS limitation

Quantum channel Quantum channel Quantum channel

Quantum channel  $\rightarrow \mathbf{k}$ 



cut-off

Gate: OFF

of wires

drain



#### **Increase the Number of quantum channels**



#### Maximum number of wires per 1 µm





Surrounded gate MQS



#### Increase the number of wires towards vertical dimension



## Landauer Formalism for Ballistic FET



## Carrier Density obtained from E-k Band



#### Carrier Density obtained from Band Diagram


#### IV Characteristics of Ballistic SiNW FET



#### **Small temperature dependency 35µA/wire for 4 quantum channels**

#### **Model of Carrier Scattering**

Linear Potential Approx. : Electric Field E



#### **Résumé of the Compact Model**

$$\begin{split} I &= \frac{q}{\pi \hbar} \sum_{i} g_{i} \int \left[ f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D}) \right] T_{i} d\varepsilon \\ I &= \frac{q}{\pi \hbar} \sum_{i} g_{i} \int \left[ f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D}) \right] T_{i} d\varepsilon \\ (V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{\left| Q_{f} + Q_{b} \right|}{C_{G}} \\ (V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{\left| Q_{f} + Q_{b} \right|}{C_{G}} \\ (Electrostatics requirement) \\ C_{G} &= \frac{2\pi\varepsilon_{\alpha x}}{\ln\left(\frac{r + t_{\alpha x}}{r}\right)} \\ (Electrostatics requirement) \\ Q_{f} + Q_{b} &= \frac{q}{\pi} \sum_{i} g_{i} \left[ \int_{-\infty}^{\infty} \frac{dk}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \int_{-\infty}^{0} \left\{ \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{D}}{k_{B}T}\right\}} \right\} T_{i}(\varepsilon_{i}(k)) dk \\ T(\varepsilon) &= \frac{\sqrt{2D_{0}}qE}{\left(\sqrt{B_{0} + D_{0}} + \sqrt{D_{0}}\right)qE + \sqrt{2mD_{0}}B_{0}\ln\left(\frac{qEx_{0} + \varepsilon}{\varepsilon}\right)} \\ \end{split}$$

Unknowns are  $I_D$ , ( $\mu_S$ - $\mu_0$ ), ( $\mu_D$ - $\mu_0$ ), および ( $Q_f$ + $Q_b$ )

### **I-V<sub>D</sub>** Characteritics (**RT**)



# Cross section of Si NW

First principal calculation, TAPP



D=1.96nm D=1.94nm D=1.93nm [001] [011] [111]

# Si nanowire FET with 1D Transport



#### Effective mass



Lighter effective masses make conductance higher

Electron	[100]	[111] >	[110]	lighter
Hole	[100]	>> [110]	[111]	

## Numbers of Quantum Channels

Quantum channels denote subband edges within 0.1 eV from CBM and VBM



#### Quantum channels increase in large wire

**Quantum channel** 

Passage for transport



# SiNW FET Fabrication

#### Brief process flow of Si Nanowire FET

- S/D&Fin Patterining (ArF Lithography and RIE Etching)
- Sacrificial Oxidation & Oxide Removal (not completely released from BOX layer)
- Nanowire Sidewall Formation (oxide support protector)
- Gate Oxidation (5nm) & Poly-Si Deposition (75nm)
- Gate Lithography & RIE Etching
- **Gate Sidewall Formation**
- **Ni SALISIDE Process**

(a) Fin structure formed on BOX layer. (b)XTEM image of fin shown in (a) (c) XTEM image after sacrificial oxidation (d) Cross sectional SEM image after partial removal of sacrificial oxide (e) XTEM after nanowire sidewall formation



# SiNW FET Fabrication

S/D & Fin Patterning

Sacrificial Oxidation





Oixde etch back

Backend

SiN sidewall support formation

Gate Oxidation & Poly-Si Deposition

Gate Lithography & RIE Etching

Gate Sidewall Formation

Ni SALISIDE Process (Ni 9nm / TiN 10nm)



# (a) SEM image of Si NW FET (Lg = 200nm)(b) high magnification observation of gate and its sidewall.



### Fabricated SiNW FET







 $I_{on}/I_{off}$  ratio of ~10<sup>7</sup>, high  $I_{on}$  of 49.6  $\mu$ A/wire

# Effective mobility extraction



Comparison of Si NW FET being already reported with Si NW FETs in this work



??



# Output characteristics of 10x10cm<sup>2</sup> SiNW FET



Occupying area of Si bulk planar FET and Si NW FET. Drive current should be compared with the same width, W



#### On current evaluation base on gate width



Year	half-pitch (nm), P
2010	45
2014	28
2018	18
2022	11

(based on ITRS2008update)

Numbers of wires are determined by the lithographic technology



# Performance of SiNW FET in ITRS



With device scaling in  $T_{ox}$  and  $L_g$ , SiNW FET can exceed the required performance in ITRS





#### Current Issues <u>Si Nanowire</u>

Control of wire surface property Source Drain contact Optimization of wire diameter Compact I-V model **III-V & Ge Nanowire** High-k gate insulator Wire formation technique CNT: Growth and integration of CNT Width and Chirality control Chirality determines conduction types: metal or semiconductor **Graphene:** 

Graphene formation technique Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap 132





10-

#### Wanted: CUSTOMERS, who breathe, eat, and live in.....



#### population in million people

