

Past and Future of Integrated Circuits Technology

@Jiangxi University of Finance & Economics

江西財經大学、南昌

March 15, 2010

東京工業大学

Tokyo Institute of Technology

先端研究中心

Frontier Research Center

岩井 洋 Hiroshi Iwai



Tokyo Institute of Technology
Founded in 1881, Promoted to Univ. 1929

Institute Overview

Established in 1881 → 130th anniversary in 2011

3 undergraduate schools

School of Science, School of Engineering, School of Bioscience and Biotechnology

7 graduate schools

Science and Engineering Science, Science and Engineering Technology,
Bioscience and Biotechnology, Interdisciplinary Graduate School of Science and Engineering,
Information Science and Engineering, Decision Science and Technology, Innovation Management


Total Number of Students

	Undergraduate	Graduate	Master's	Doctoral	Teaching Staff	Student/Instructor	Staff
Tokyo Inst.	5,000	5,000	3,500	1,500	1,200	8.3	550
Per Year	1,200		1,800	500			



Einstein Visit

International Students



Suzukake-dai Campus

Graduate School of Bioscience and Biotechnology
Undergraduate
Faculty of Bioscience and Biotechnology

Interdisciplinary Graduate School of Science and Engineering
(11 Departments)

Fundamental Chairs

Collaborative Guest Chairs

Cooperative Chairs

Research Laboratories of Resources Utilization

Precision and Intelligence Laboratory

Materials and Structures Laboratory

Imaging Science and Engineering Laboratory

Frontier Collaborative Research Center

Microsystem Research Center

Graduate School of Science and
Fn Undergraduate
Faculty of Science Faculty of Engineering

Graduate School of Decision Science and Technology

Graduate School of Information Science and Engineering

Graduate School of Innovation Management

Research Laboratory for Nuclear Reactors

Research Laboratories, Research Centers, etc.

Research Laboratories, Research Centers, etc.

Ookayama Campus

Collaborative Research Institutes (Outside)

Tokyo Institute of Technology 東京工業大学

2 major campuses
Ookayama, Tokyo
Suzukakedai, Yokohama

5000 Under graduate students
5000 Graduate Students

Interdisciplinary Graduate School of Science and Engineering

大学院総合理工学研究科

5 other schools

4 Laboratories

Frontier Research Center
先端研究中心

Consists of about 10 professor who
have big projects

**G CEO (Global Center of Excellence)
for Photonics Nanodevice Integration Engineering**

Other GCEO


Consists of 5 EE
Related departments

Innovation Research Initiatives (革新的的研究集団)

Dept. of Electronics
and Physics
物理電子System創造専攻

10 other dept.

Number of Teaching Staffs



(Spring, 2006)

Students

Students

	in IGS	in Titech
Undergraduate Course		5001 (307)
Master's Course	1125 (48)	3547 (249)
Doctoral Course	482 (80)	1533 (322)

() : # students from overseas

Enrollment


Master's Course 550, Doctoral Course 140 ~

Master's course : enrolled from other universities.
students of various backgrounds

Doctoral course : increase in # working students

Number of Students (Enrolled in Oct., 2005-Apr.,2006)


Master's Course



(Spring, 2006)

Number of Students (Enrolled in Oct., 2005-Apr.,2006)


Doctoral Course



(Spring, 2006)


After Graduation

Master's degree (IGS)




After Graduation

Doctoral degree (IGS)



Students from Abroad



岩井研メンバー

(2009年11月1日現在)



Interdisciplinary Graduate School of
Science and Engineering
大学院総合理工学研究科

J2 Building:



Frontier Collaborative Research Center (FCRC)
先端創造共同研究中心





Iwai Lab. Equipment



MBE and Sputter Chamber



Sputter Chamber



MBE Chamber



1/f noise measurement system; 6 inch wafer



RTA Furnace No.1



RTA Furnace No.2



RF measurement system; 8 inch wafer, 40 GHz

岩井研究室 ~Iwai Lab.~

● ご挨拶



Welcome to Iwai Lab.

総合理工学研究科 物理電子システム創造専攻 岩井研究室

当研究室では、シリコンをベースとした集積回路のデバイス技術、特に素子細胞細化や集積回路限界の探索、研究や、新材料や三次元トランジスタ構造のシリコン集積回路への導入を行っています。さらにエマージング技術としてゲルマニウムやIII-V族半導体チャネル材料の後続などを行っています。

LSI (Large scale Integrated Circuit, 大規模集積回路) の最初の製品とみなされる Intel の 1k bit DRAM が製造されてから 30 年近くになりますが、この間に LSI は実際に長足の発展を遂げ、高度な計算を行い動作や情報を制御する中枢部品としてありとあらゆる機器に用いられるようになってきました。

最近の Mobile Telephone, Mobile PC, ひいてはインターネットの爆発的な普及も軽量、小型、低消費電力で極めてきたことによるものです。

今後更にこの文明躍進的な発展を遂げて、近い将来人間の知性、感性の機能を代行する機器が出現することが大いに期待されます。

これはこれからの高齢化社会で予想される労働人口不足、老人介護人口不足などの状況のもとで、各人が平等にある程度以上の生活レベルを教授するためにには行くべきは避けなければならないハードルであると考えますが、何れにせよこれを実現するためには現状のものから何倍も性能の高い機器の実現が必要であると考えられており、まずはハードとしての LSI の発展が今後何十年かにわたって継続していくことが必要条件のひとつとも考えられています。

さて、LSI の発展はトランジスタを中心とした LSI 中の素子の縮小化によってなされてきましたが、トランジスタの縮小化の限界がどこにあるかが重要な観測としてクローズアップされてきます。この流れが今後も続くとすると 2005 年頃にはゲート長が 30nm となり、更に今世紀の半ばにはゲート長はシリコン晶片中の原子の間隔である 0.0003 μm (即ち 3 Å) となる計算となります。この寸法辺りが原子を用いてトランジスタを形成する限りにおいて究極的な限界と考えられます。このようなゲート長のトランジスタが動作するかどうかは甚だ疑問であると思われており、経済的要因からはもう少し大きいところとも言われています。

研究テーマとしては CMOS LSI の素子微細化の限界を見据えて、今後の LSI がハード、ソフトの両面から継続して発展していくためにはどういった技術を開発していくべきかを考えつつ、まずは微細シリコントランジスタ微細の特性研究、微細化限界とその打破(高務電体ゲート絶縁膜などの新材料の導入、構造の改良等)などの研究などから手を始めています。またその後のポストスケーリング時代に対応した、エマージング技術として、ゲルマニウムや III-V 族半導体チャネル材料、シリコンナノワイヤトランジスタの研究を行っていこうと思っています。また、成果をできるだけ広く産業界に使っていただき、社会に貢献することを目指しており、産学連携と国際協力を研究の基本としています。

外部機関との連携研究



● 次世代高性能半導体デバイスに向けた研究テーマ

Siデバイスの重要性

現代社会: 生産、金融、運輸、医療、行政などの社会機能
インターネット、i-mode、Bluetooth、携帯電話、カーナビ、ゲーム、自動車、航空機、製造装置などの全ての機器、CD、DVDなどの娛樂

SI集積回路による管理・制御無くてこれらはあり得ない
近年のSIデバイスの驚異的な発展

数千万個～數億個のトランジスタ集積
MPUのクロック周波数 3GHz
SiGeバイポーラのf_T 300GHz以上

微細化の重要性

素子の微細化 (100 年間で 100 万倍の 1 に !)

1900 1950 1960 1970 2000


真空管 トランジスタ IC LSI ULSI

10 cm mm 10 μm 100 nm

微細化:

キャパシタンス減少 → 消費電力減少
高周波化 → 多様化化、並列処理 → 高速化
→ 緊密化、速度あたりのコスト、電力削減

High-k/Metalゲートスタック




高性能化・低消費電力化には EOT=0.5nm が必須

High-k と Si の直接接合が必要

$$C_{ox} = \frac{\epsilon_d \epsilon_0}{t_{ox}} = \frac{\epsilon_{SiO_2} \epsilon_0}{EOT} \Rightarrow t_{ox} = \frac{\epsilon_d}{\epsilon_{SiO_2}} EOT$$

次世代ゲート絶縁膜材料として



La₂O₃に注目



La₂O₃は特性の良い直接接合が可能


High-kゲート絶縁膜

EOT<0.4nmを達成



低EOTにおける移動度劣化

W/La₂O₃/nMOSFET, 500°C anneal, 30min in FG





直接接合で高い移動度を実現

低EOTの移動度向上技術

異種材料導入による低いEOTの移動度改善が可能

Mg(マグネシウム)の導入




極限EOTに向けた材料選択

Metal Gate

Ta₂Si₂を積層することで酸素の侵入を抑制


界面反応の抑制

500°CでEOT=0.5nmを達成



k-value boosting

Ce-silicateとSrO-cappingによって0.5nm EOTを達成



ゲルマニウムMOSFET


デバイスの更なる高速化のためにCMOSデバイスのチャネル材料としてGeが注目

Geトランジスタのゲート絶縁膜


GeO₂は

- ①高熱処理で分解
- ②水溶性(ウェットプロセス不可能)
- ③比誘電率が低い
- 良好的なトランジスタ特性が得られない

high-kをGeトランジスタのゲート絶縁膜として使おう!





W/La₂O₃/Ge p-MOSFET




極浅接合用プラズマドーピング技術

Bの場合とAsの場合



Fin構造へのプラズマドーピング



Fin構造へのプラズマドーピング

機能:


- 一括処理で複数のFinFETをドーピング可能
- 複数の層構造を有するFinFETでもドーピング可能
- 複数の層構造を有するFinFETでもドーピング可能

問題点:


- 複数の層構造を有するFinFETでもドーピング可能
- 複数の層構造を有するFinFETでもドーピング可能
- 複数の層構造を有するFinFETでもドーピング可能

Importance of Electronics

- There were many inventions in the 20th century:
Airplane, Nuclear Power generation, Computer,
Space aircraft, etc
- However, everything has to be controlled by
electronics
- Electronics
 - Most important invention in the 20th century
- What is Electronics: To use electrons,
Electronic Circuits




Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

4 wives of Lee De Forest

1906 Lucille Sheardown

1907 Nora Blatch

1912 Mary Mayo, singer

1930 Marie Mosquini, silent film actress



Mary




Marie



First Computer Eniac: made of huge number of vacuum tubes 1946
Big size, huge power, short life time filament

→ dreamed of replacing vacuum tube with solid-state device



Today's pocket PC
made of semiconductor
has much higher
performance with
extremely low power
consumption



J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT

Filed March 28, 1928

Patented Mar. 7, 1933

1,900,018

UNITED STATES PATENT OFFICE

JULIUS EDGAR LILIENFELD, OF BROOKLYN, NEW YORK

DEVICE FOR CONTROLLING ELECTRIC CURRENT


Application filed March 28, 1928. Serial No. 263,372.

J. E. LILIENFELD

DEVICE FOR CONTROLLING ELECTRIC CURRENT

Filed March 28, 1928



7 Sheets-Sheet 1





J.E.LILIENFELD




Capacitor structure with notch






0 bias for gate

Surface Potential (Negative direction)



Positive bias for gate




However, no one could realize MOSFET operation for more than 30 years.

Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!

Very bad interface property between the semiconductor and gate insulator



Drain Current was several orders of magnitude smaller than expected


Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles.

This is the 1st Transistor:

**Not Field Effect Transistor,
But Bipolar Transistor (another mechanism)**

1947: 1st transistor



Bipolar using Ge

J. Bardeen

W. Bratten,




W. Shockley

1958: 1st Integrated Circuit



Jack S. Kilby

Connect 2 bipolar transistors in the
Same substrate by bonding wire.




1960: First MOSFET
by D. Kahng and M. Atalla

Top View




1970,71: 1st generation of LSIs

DRAM Intel 1103



MPU Intel 4004



MOS LSI experienced continuous progress for many years

	Name of Integrated Circuits	Number of Transistors
1960s	IC (Integrated Circuits)	~ 10
1970s	LSI (Large Scale Integrated Circuit)	~1,000
1980s	VLSI (Very Large Scale IC)	~10,000
1990s	ULSI (Ultra Large Scale IC)	~1,000,000
2000s	?LSI (? Large Scale IC)	~1000,000,000 ³⁴

Gate Electrode
Poly Si

Gate Insulator
 SiO_2

Substrate
Si

MOSFET: Metal Oxide Semiconductor
Field Effect Transistor

Use Gate Field Effect for switching

Gate Electrode
Poly Si

Gate Insulator
 SiO_2

Source

n-Si

e e

p-Si

n-Si

Drain

Channel


N-MOS (N-type MOSFET)

Si
Substrate
35

CMOS

Complimentary MOS

Inverter



When NMOS is ON, PMOS is OFF

When PMOS is ON, NMOS is OFF

Needless to say, but....

CMOS Technology:

Indispensable for our human society

All the human activities are controlled by CMOS

living, production, financing, telecommunication,
transportation, medical care, education,
entertainment, etc.

Without CMOS:

There is no computer in banks, and
world economical activities immediately stop.

Cellular phone does not exist

Downsizing of the components has been the driving force for circuit evolution



1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 μ m	100 nm
10^{-1} m	10^{-2} m	10^{-3} m	10^{-5} m	10^{-7} m

In 100 years, the size reduced by one million times.
There have been many devices from stone age.
We have never experienced such a tremendous reduction of devices in human history.

Downsizing

1. Reduce Capacitance

- Reduce switching time of MOSFETs
- Increase clock frequency
 - Increase circuit operation speed


2. Increase number of Transistors

- Parallel processing
 - Increase circuit operation speed

Downsizing contribute to the performance increase in double ways


Thus, downsizing of Si devices is the most important and critical issue.³⁹

Scaling Method: by R. Dennard in 1974



W_{dep}: Space Charge Region
(or Depletion Region) Width

W_{dep} has to be suppressed
Otherwise, large leakage
between S and D




Potential in space charge region is
high, and thus, electrons in source are
attracted to the space charge region.

K=0.7
for
example


X , Y , Z : K, V : K, Na : 1/K

By the scaling, W_{dep} is suppressed in proportion,
and thus, leakage can be suppressed.



→ Good scaled I-V characteristics

$$W_{dep} \propto \sqrt{V/Na} : K$$



Downscaling merit: Beautiful!

Geometry & Supply voltage	L_g, W_g T_{ox}, V_{dd}	K	Scaling K: K=0.7 for example
Drive current in saturation	I_d	K	$I_d = v_{sat} W_g C_o (V_g - V_{th})$ $\rightarrow W_g (t_{ox}^{-1}) (V_g - V_{th}) = W_g t_{ox}^{-1} (V_g - V_{th}) = K K^{-1} K = K$
I_d per unit W_g	$I_d/\mu\text{m}$	1	I_d per unit $W_g = I_d / W_g = 1$
Gate capacitance	C_g	K	$C_g = \epsilon_0 \epsilon_{ox} L_g W_g / t_{ox} \rightarrow K K / K = K$
Switching speed	τ	K	$\tau = C_g V_{dd} / I_d \rightarrow K K / K = K$
Clock frequency	f	$1/K$	$f = 1/\tau = 1/K$
Chip area	A_{chip}	α	α : Scaling factor \rightarrow In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	N	α/K^2	$N \rightarrow \alpha/K^2 = 1/K^2, \text{ when } \alpha=1$
Power per chip	P	α	$f N C V^2 / 2 \rightarrow K^{-1} (\alpha K^{-2}) K (K^1)^2 = \alpha = 1, \text{ when } \alpha=1$

$k = 0.7$ and $\alpha = 1$

Single MOFET

$$V_{dd} \rightarrow 0.7$$

$$L_g \rightarrow 0.7$$

$$I_d \rightarrow 0.7$$

$$C_g \rightarrow 0.7$$

P (Power)/Clock

$$\rightarrow 0.7^3 = 0.34$$

$$\tau \text{ (Switching time)} \rightarrow 0.7$$

$k = 0.7^2 = 0.5$ and $\alpha = 1$

$$V_{dd} \rightarrow 0.5$$

$$L_g \rightarrow 0.5$$

$$I_d \rightarrow 0.5$$

$$C_g \rightarrow 0.5$$

P (Power)/Clock

$$\rightarrow 0.5^3 = 0.125$$

$$\tau \text{ (Switching time)} \rightarrow 0.5$$

Chip

$$N \text{ (# of Tr)} \rightarrow 1/0.7^2 = 2$$

$$f \text{ (Clock)} \rightarrow 1/0.7 = 1.4$$



$$P \text{ (Power)} \rightarrow 1$$

$$N \text{ (# of Tr)} \rightarrow 1/0.5^2 = 4$$

$$f \text{ (Clock)} \rightarrow 1/0.5 = 2$$

$$P \text{ (Power)} \rightarrow 1$$

Actual past downscaling trend until year 2000



Past 30 years scaling
Merit: N, f increase
Demerit: P increase

V_{dd} scaling insufficient
Additional significant increase in
I_d, f, P

Source. Iwai and S. Ohmi, Microelectronics Reliability 42 (2002), pp.1251-1268

Change in 30 years

	Ideal scaling	Real Change		Ideal scaling	Real Change		Ideal scaling	Real Change	
L _g	K	10^{-2}	t _{ox}	K(10^{-2})	10^{-2}				
V _{dd}	K(10^{-2})	10^{-1}		I _d	K (10^{-2})	10^{-1}	f	$1/K(10^2)$	10^3
A _{chip}	α	10^1		I _d /μm	1	10^1	P	$\alpha(10^1)$	10^5
				N	$\alpha/K^2(10^5)$	10^4		$= f\alpha NCV^2$	

V_d scaling insufficient, α increased → N, I_d, f, P increased significantly

Microprocessors Trend??

Increase in Power and Heat ?

Past: 1972 (Intel)

Lg 10,000 nm

Tox 1200 nm

f 0.00075 GHz

P a few 100 mW

N 2.25k

Heat generation

2002 10W/cm² Hot plate

2006 100W/cm² Surface of nuclear reactor

2010 1000W/cm² rocket nozzle

2016 10000W/cm² Sun surface

Today: 2002 (Intel)

Lg sub-70 nm

Tox 1.4 nm

f 2.53 GHz

P several 10 W

N 50 M

2008 (Intel)

Lg sub-25 nm

Tox 0.7 nm

f 30 GHz


P 10 kW

N 1.8B

MIPS 1M MIPS (TIPS)

P. P. Gelsinger, "Microprocessor for the New Millennium: Challenges, Opportunities, and New Frontiers," Dig. Tech. 2001 ISSCC, San Francisco, pp.22-23, February, 2001

Heat Sink Technology



intel

*Third party marks and brands are the property of their respective owners

38

Intel Developer
FORUM




Tera-scale Research Prototype


Connecting 80 simple cores on a single test chip

Intel processors with two cores are here now and quad-core processors are right around the corner. In the coming years, the number of cores on a chip will continue to grow, launching an era of vastly more powerful computers. These are the machines that will deliver efficient teraflop performance with the capabilities needed to handle tomorrow's emerging applications. They must also scale to an increasing number of cores – perhaps 10s or even 100s of them.

This test chip represents Intel's first tera-scale research prototype silicon. The purpose of the prototype is to develop a design methodology appropriate for tera-scale computing by using a tiled approach. Each tile includes a small core, or compute element, with a few simple instructions that can generate data, and a router that connects each tile to adjacent tiles and to 3D stacked memory that will be added in the future. The prototype consists of 80 tiles in an 8x10 array with an on-chip interconnect fabric.



Example Mesh




The key technologies of this first Tera-scale Research Prototype are a mesh interconnect (left) and support for 3D stacked memory (above).

Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1μm:	SCE
Early 1980's	0.5μm:	S/D resistance
Early 1980's	0.25μm:	Direct-tunneling of gate SiO ₂
Late 1980's	0.1μm:	'0.1μm brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micro-meter would be the limit because of direct-tunneling current through the very thin-gate oxide.






C. Mead


L. Conway

VLSI textbook

Finally, there appears to be a fundamental limit ¹⁰ of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide begin to make the devices of smaller dimension unworkable.

Direct-tunneling effect







MOSFETs with 1.5 nm gate oxide

Direct tunneling leakage was found to be OK! In 1994!


$L_g = 10 \mu\text{m}$




$L_g = 5 \mu\text{m}$




$L_g = 1.0 \mu\text{m}$



$L_g = 0.1 \mu\text{m}$






Gate leakage: $Ig \propto$ Gate Area \propto Gate length (L_g)

Drain current: $Id \propto 1/\text{Gate length} (L_g)$

$L_g \rightarrow$ small,

Then, $Ig \rightarrow$ small, $Id \rightarrow$ large, Thus, $Ig/Id \rightarrow$ very small



Do not believe a text book statement, blindly!

Never Give Up!

No one knows future!



There would be a solution!

Think, Think, and Think!

Or, Wait the time!

Some one will think for you



Transistor Scaling Continues



Qi Xinag, ECS 2004, AMD


Downsizing limit?

Channel length?




5 nm gate length CMOS

Is a Real Nano Device!!




Length of 18 Si atoms




H. Wakabayashi
et.al, NEC

IEDM, 2003




Electron
wave
length

10 nm




Tunneling
distance

3 nm



Downsizing limit!


Channel length
Gate oxide thickness



Prediction now!


Electron
wave
length

10 nm




Tunneling
distance

3 nm



Atom
distance

0.3 nm




MOSFET operation

$L_g = 2 \sim 1.5 \text{ nm?}$



Below this,
no one knows future!

Subthreshold leakage current of MOSFET



V_{th} cannot be decreased anymore

Log scale Id plot



Subthreshold slope (SS)
 $= (\ln 10)(kT/q)(C_{ox} + C_D + C_{it})/C_{ox}$
 $> \sim 60 \text{ mV/decade at RT}$

SS value:

Constant and does not become small with down-scaling

Prediction now!

Electron
wave
length


10 nm

Tunneling
distance

3 nm

Atom
distance

0.3 nm



Practical limit
for integration


$L_g = 5 \text{ nm?}$

MOSFET operation

$L_g = 2 \sim 1.5 \text{ nm?}$




Below this,
no one knows future!
62

Ultimate limitation



0.8 nm Gate Oxide Thickness MOSFETs operates!!

0.8 nm: Distance of 3 Si atoms!!




- 1.2nm physical SiO₂ in production (90nm logic node)
- 0.8nm physical SiO₂ in research transistors

By Robert Chau, IWGI 2003

So, we are now in the limitation
of downsizing?

Do you believe this or do not?

There is a solution! K: Dielectric Constant
To use high-k dielectrics




However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO_2 !

High-k Thin Film for Gate Insulator

MOSFET



	2005	2008	2010	2015
Physical Gate Length (nm)	32	22	18	10
Equivalent Oxide Thickness (nm)	1.1	0.8	0.7	0.6


Choice of High-k elements for oxide

Candidates										Gas or liquid at 1000 K						Radio active												
Unstable at Si interface										He						He												
H	Si + MO _x M + SiO ₂										B	C	N	O	F	Ne												
Li	Be	Si + MO _x MSi _x + SiO ₂										Al Si						P	S	Cl	Ar							
Na	Mg	Si + MO _x M + MSi _x O _y																										
K	Ca	Sc	Ti	V	Cr	Mn	Fc	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr											
Rh	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe											
Cs	Ba	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn												
Fr	Ra	Rf	Ha	Sg	Ns	Hs	Mt																					
														La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho	Er	Tm	Y _b	Lu
Ac	Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr														

HfO₂ based dielectrics are selected as the first generation materials, because of their merit in
 1) band-offset,
 2) dielectric constant
 3) thermal stability

La₂O₃ based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer

Historical trend of high-k R&D



Choice of High-k

Candidates										Gas or liquid at 1000 K					Radio active				
Unstable at Si interface										H						He			
H										Si + MO _x	M + SiO ₂				B	C	N	O	F
Li	Be									Si + MO _x	MSi _x + SiO ₂				Ne				
Na	Mg									Si + MO _x	M + MSi _x O _y				Al	Si	P	S	Cl
K	Ca	Sc	Ti	V	Cr	Mn	Fc	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr		
Rh	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe		
Cs	Ba	Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn			
Fr	Ra		Rf	Ha	Sg	Ns	Hs	Mt											
La Ce Pr Nd Pm Sm Eu Gd Tb Dy Ho Er Tm Yb Lu																			
Ac	Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr					


HfO₂ based dielectrics are selected as the first generation materials, because of their merit in
 1) band-offset,
 2) dielectric constant
 3) thermal stability

La₂O₃ based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer


R. Hauser, IEDM Short Course, 1999

Hubbard and Schlom, J Mater Res 11 2757 (1996) ⁷⁰

Band Offsets



Calculated value



Dielectric constant

SiO₂; 4

Si₃N₄; ~ 7

Al₂O₃; ~ 9

Y₂O₃; ~ 10

Gd₂O₃; ~ 10

HfO₂; ~ 23



La₂O₃; ~ 27

HfO₂ was chosen for the 1st generation

La₂O₃ is more difficult material to treat

Dielectric constant value vs. Band offset (Measured)

SiO_2	3.9	NdAlO_3	22.5
$\text{Al}_x\text{Si}_y\text{O}_z$		PrAlO_3	25
$(\text{Ba},\text{Sr})\text{TiO}_3$	200-300	Si_3N_4	7
BeAl_2O_4	8.3-9.43	SmAlO_3	19
CeO_2	16.6-26	SrTiO_3	150-250
CeHfO_4	10-20	Ta_2O_5	25-24
$\text{CoTiO}_3/\text{Si}_3\text{N}_4$		$\text{Ta}_2\text{O}_5\text{-TiO}_2$	
EuAlO_3	22.5	TiO_2	86-95
HfO_2	26-30	$\text{TiO}_2/\text{Si}_3\text{N}_4$	
Hf silicate	11	Y_2O_3	8-11.6
La_2O_3	20.8	$\text{Y}_x\text{Si}_y\text{O}_z$	
LaScO_3	30	ZrO_2	22.2-28
La_2SiO_5		Zr-Al-O	
MgAl_2O_4		Zr silicate	
		$(\text{Zr},\text{Sn})\text{TiO}_4$	40-60






$\sqrt{\phi_B} * k$: Figure of Merit of High-k


C.A. Billmann et al., MRS Spring Symp., 1999,
 R.D. Shannon, J. Appl. Phys., 73, 348, 1993
 S. De Gebdt, IEDM Short Coyuse, 2004

T. Hattori, INFOS , 2003

Too large high-k cause significant short channel effect




Too large
high-k




Absorption of moisture and CO₂

The oxides become hydroxide and carbonate in H₂O and CO₂ ambient.

hydroxide





carbonate



Ln: Lanthanide

Hygroscopic Properties of La_2O_3




After 30 hours in clean room (temperature & humidity controlled) 75

Experimental apparatus

Temperature: ~20°C

Humidity: 80%

Humidification time:
0 ~120 hrs




glass
(PYREX) acryl
(PMMA)



*PMMA :
 $\text{CH}_2\text{C}(\text{CH}_3)\text{COOCH}_3$



Change of CET for all studied



Absorption test in case of acryl apparatus after the Al electrode formation







Moisture absorption is protected




High-k gate insulator MOSFETs for Intel: EOT=1nm

EOT: Equivalent Oxide Thickness




Present Status of high-k Research




HfSiON:



- High effective mobility even at EOT=1nm
- Thermal stability
- IL of 0.5~0.7nm is essential for high μ
- Difficult to achieve EOT<0.7nm ?



- [1] C. Choi, VLSI05
- [2] R. Choi, IEDM02
- [3] Y. Akasaka, VLSI05
- [4] S. J. Rhee, IEDM04
- [5] L. A. Ranggersson, VLSI05
- [6] C. H. Choi, IEDM02
- [7] S. J. Rhee, VLSI05



High-k for Further Scaling




SiO₂ interfacial layer inserted or re-grown for


- recovery of degraded mobility
- interface state, reliability (TDDB, BTI), etc.

- **SiO₂-IL free structure (direct contact of high-k/Si) is required for EOT=0.5nm**
- **EOT scaling is expected down to 0.5 nm in ITRS**



SiO_x -IL growth at HfO_2/Si Interface



TEM image 500 °C 30min



Phase separator



H. Shimizu, JJAP, 44, pp. 6131

Oxygen supplied from W gate electrode


D.J.Lichtenwalner, Tans. ECS 11, 319

SiO_x -IL is formed after annealing

Oxygen control is required for optimizing the reaction


La-Silicate Reaction at $\text{La}_2\text{O}_3/\text{Si}$

Direct contact high-k/Si is possible




La_2O_3 can achieve direct contact of high-k/Si

EOT<0.5nm with Gain in Drive Current




14% of I_d increase is observed even at saturation region




EOT below 0.4nm is still useful for scaling

μ_{eff} of W/La₂O₃ and W/HfO₂ nFET on EOT



- W/La₂O₃ exhibits higher μ_{eff} than W/HfO₂
- μ_{eff} start degrades below EOT=1.4nm

FET characteristics of W/La₂O₃ on EOT



Gate Metal Induced Defects Compensation




Metal Gate


MgO

La₂O₃


Si



TEM




EDX





Suppression of aggressive shift in V_{fb}

Mobility Improvement with Mg Incorporation



Recovery of μ_{eff} mainly at low E_{eff}


6 μm NMOS LSI in 1974



Layers	Materials	Atoms
1. Si substrate	1. Si	1. Si
2. Field oxide	2. SiO_2	2. O
3. Gate oxide	3. BPSG	3. P
4. Poly Si	4. Al	4. B
5. S/D	5. PSG	5. Al
6. Interlayer		(H, N, Cl)
7. Aluminum		
8. Passivation		

Just examples!
Many other candidates

New materials



Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)



1970's



Toshiba Corporation

300 mm Fab TSMC

Now




Toshiba Oita
Works



300 mm Super clean
room in
Tsukuba, Selete

In a future
No person is necessary!






64k DRAM
3 inch
wafer

64k DRAM
4 inch wafer
1980



1k SRAM
2 inch wafer
1974

When do we start planning for next wafer size transition?



Now: After 50 Years from the 1st single MOSFETs

**64Gbit, 32 Gb and 16Gb NAND,
SAMSUNG**



Already 64 Gbit:

larger than that of world population
comparable for the numbers of neurons
in human brain

Samsung announced 256 Gbit will be produced

256Gbit: larger than those of # of stars in galaxies






- There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach down-scaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- Two candidates have emerged for R & D
 1. Nanowire/tube MOSFETs
 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



Source: 2008 ITRS Summer Public Conf.

*5.5nm? was added by Iwai

FinFET to Nanowire



Channel conductance is well controlled by Gate even at $L=5\text{nm}$


Si nanowire FET as a strong candidate

1. Compatibility with current CMOS process

2. Good controllability of I_{OFF}

3. High drive current


after CMOS limitation




1D ballistic conduction




Multi quantum Channel





High integration of wires






Increase the Number of quantum channels

By Prof. Shiraishi of Tsukuba univ.




Maximum number of wires per 1 μm




Front gate type MOS 165 wires / μm



Surrounded gate type MOS 33 wires/ μm





6nm pitch
By nano-imprint method




Surrounded gate MOS ₁₀₄

Increase the number of wires towards vertical dimension



Landauer Formalism for Ballistic FET




$$I_D = \frac{q}{\pi \hbar} \sum_i \int [f(E, \mu_S) - f(E, \mu_D)] T_i(E) dE$$


From x_{\max} to x_{\min} $T_i(E) \approx 1$

$$I_D = G_0 \left(\frac{k_B T}{q} \right) \sum_i g_i \ln \left\{ \frac{1 + \exp[(\mu_S - E_{i0}) / k_B T]}{1 + \exp[(\mu_D - E_{i0}) / k_B T]} \right\}$$

Carrier Density obtained from E-k Band




$$|Q| = |Q_f| + |Q_b|$$



$$= \frac{q}{\pi} \sum_i g_i \left[\int_{k_{i\min}}^{\infty} \frac{dk}{1 + \exp \left\{ \frac{E_i(k) - \mu_S}{k_B T} \right\}} + \int_{-\infty}^{k_{i\min}} \frac{dk}{1 + \exp \left\{ \frac{E_i(k) - \mu_D}{k_B T} \right\}} \right]$$


Carrier Density obtained from Band Diagram



$$\frac{|Q|}{C_G} = (V_G - V_t) - \alpha \frac{\mu_s - \mu_0}{q}$$

$$\alpha = 1 + \frac{C_p}{C_G}$$


IV Characteristics of Ballistic SiNW FET



Small temperature dependency
35 μ A/wire for 4 quantum channels

Model of Carrier Scattering

Linear Potential Approx. : Electric Field E



Transmission
Probability
to Drain

$$T(\varepsilon) = \frac{F(0) - G(0)}{F(0)}$$

Injection from Drain=0

Résumé of the Compact Model

$$I = \frac{q}{\pi \hbar} \sum_i g_i \int [f(\varepsilon, \mu_s) - f(\varepsilon, \mu_D)] T_i d\varepsilon$$

$$C_G = \frac{2\pi \varepsilon_{ox}}{\ln \left(\frac{\sqrt{2r + t_{ox}} + \sqrt{t_{ox}}}{\sqrt{2r + t_{ox}} - \sqrt{t_{ox}}} \right)}.$$

Planar
Gate

$$(V_G - V_t) - \alpha \frac{\mu_s - \mu_0}{q} = \frac{|Q_f + Q_b|}{C_G}.$$

$$\mu_s - \mu_D = qV_D$$

$$C_G = \frac{2\pi \varepsilon_{ox}}{\ln \left(\frac{r + t_{ox}}{r} \right)}.$$

GAA

(Electrostatics requirement)


$$|Q_f + Q_b| = \frac{q}{\pi} \sum_i g_i \left[\int_{-\infty}^{\infty} \frac{dk}{1 + \exp \left\{ \frac{\varepsilon_i(k) - \mu_s}{k_B T} \right\}} - \int_{-\infty}^0 \left\{ \frac{1}{1 + \exp \left\{ \frac{\varepsilon_i(k) - \mu_s}{k_B T} \right\}} - \frac{1}{1 + \exp \left\{ \frac{\varepsilon_i(k) - \mu_D}{k_B T} \right\}} \right\} T_i(\varepsilon_i(k)) dk \right]$$

$$T(\varepsilon) = \frac{\sqrt{2D_0} q E}{\left(\sqrt{B_0 + D_0} + \sqrt{D_0} \right) q E + \sqrt{2mD_0} B_0 \ln \left(\frac{qEx_0 + \varepsilon}{\varepsilon} \right)}$$

(Carrier distribution
in Subbands)

Unknowns are I_D , $(\mu_s - \mu_0)$, $(\mu_D - \mu_0)$, および $(Q_f + Q_b)$


I-V_D Characteristics (RT)



- Electric current 20 ~ 25 μA
- No saturation at Large V_D

Cross section of Si NW

First principal calculation, TAPP



D=1.96nm

[001]



D=1.94nm

[011]

D=1.93nm



[111]

Si nanowire FET with 1D Transport



Small mass with [011]
Large number of quantum channels with [001]

Effective mass



Lighter effective masses make conductance higher

Electron

[100]

[111]

>

[110]

lighter

Hole

[100]


>>

[110]

[111]

Numbers of Quantum Channels

Quantum channels denote subband edges within 0.1 eV from CBM and VBM



Quantum channels increase in large wire

Quantum channel → Passage for transport




SiNW FET Fabrication


Brief process flow of Si Nanowire FET

-
- S/D&Fin Patterning
(ArF Lithography and RIE Etching)
 - Sacrificial Oxidation & Oxide Removal
(not completely released from BOX layer)
 - Nanowire Sidewall Formation (oxide support protector)
 - Gate Oxidation (5nm) & Poly-Si Deposition (75nm)
 - Gate Lithography & RIE Etching
 - Gate Sidewall Formation
 - Ni SALISIDE Process

(a) Fin structure formed on BOX layer. (b) XTEM image of fin shown in (a) (c) XTEM image after sacrificial oxidation (d) Cross sectional SEM image after partial removal of sacrificial oxide (e) XTEM after nanowire sidewall formation




SiNW FET Fabrication






(a) SEM image of Si NW FET ($L_g = 200\text{nm}$)



(b) high magnification observation of gate and its sidewall.



Fabricated SiNW FET





I_dV_g and I_dV_d Characteristics




$I_{\text{on}}/I_{\text{off}}$ ratio of $\sim 10^7$, high I_{on} of $49.6 \mu\text{A}/\text{wire}$

Effective mobility extraction




Comparison of Si NW FET being already reported with Si NW FETs in this work




??



(a)




(b)




Output characteristics of $10 \times 10 \text{cm}^2$ SiNW FET



Occupying area of Si bulk planar FET and Si NW FET.
Drive current should be compared with the same width, W



On current evaluation base on gate width



Year	half-pitch (nm), P
2010	45
2014	28
2018	18
2022	11

(based on ITRS2008update)

Numbers of wires are determined by the lithographic technology


$$\#N = \frac{1000(\text{nm})}{P} \quad \text{or}$$

(at $D < P/2$)

$$\frac{1000(\text{nm})}{D+P/2}$$

(at $D > P/2$)

Performance of SiNW FET in ITRS



With device scaling in T_{ox} and L_g , SiNW FET can exceed the required performance in ITRS

TEM image

10nm




gate electrode



wire

sidewall



Advantage of Si nanowire

Large drive current

Spec. in 2019 by ITRS

$$I_{\text{ON}}=2.3\text{mA}/\mu\text{m}$$

$$L_g=11\text{nm}, T_{\text{ox}}=0.6\text{nm}$$

Our nanowire FET

$$I_{\text{ON}}=0.25\text{mA}/\mu\text{m}$$

$$L_g=160\text{nm}$$

$$T_{\text{ox}}=3.0\text{nm}$$

(with 2010
Litho. tech.)



With 2019 litho. tech.


$I_{\text{ON}}=2.3\text{mA}/\mu\text{m}$ will be obtained even with

$$L_g=80\text{nm} \text{ and } T_{\text{ox}}=1.5\text{nm}$$

by the courtesy of Professor H.Iwai

Our roadmap for R & D

Source: H. Iwai, IWJT 2008



Current Issues

Si Nanowire

Control of wire surface property
Source Drain contact

Optimization of wire diameter

Compact I-V model

III-V & Ge Nanowire

High-k gate insulator

Wire formation technique

CNT:

Growth and integration of CNT

Width and Chirality control

Chirality determines conduction types: metal or semiconductor


Graphene:

Graphene formation technique

Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap




System
and
Algorism
becomes
more
important
!

But do
not know
how?


Long term roadmap for development

Source: H. Iwai, IPFA 2006




We do know system and algorithms are important!

But do not know how it can be by us for use of bio?



Wanted: **CUSTOMERS**, who breathe, eat, and live in.....




International Technology

Sources: NASA.gov ; SEMI

Data Source: UN

population in million people

200 150 100 50 0



China

India

USA

Indonesia

Brazil

Russia

Pakistan

Bangladesh

Japan