# Si Nanoelectronic Device Technology @East China Jiaotong University,

## 華東交通大学、南昌

#### March 16, 2010

東京工業大学 Tokyo Institute of Technology

先端研究中心 Frontier Research Center

## 岩井 洋 Hiroshi Iwai



#### Tokyo Institute of Technology Founded in 1881, Promoted to Univ. 1929

# **Institute Overview**

#### Established in 1881→ 130th anniversary in 2011

#### 3 undergraduate schools

School of Science, School of Engineering, School of Bioscience and Biotechnology

Einstein Visit

#### 7 graduate schools

Science and Engineering Science, Science and Engineering Technology,

Bioscience and Biotechnology, Interdisciplinary Graduate School of Science and Engineering,

Information Science and Engineering, Decision Science and Technology, Innovation Management

#### Total Number of Students

	Undergraduate	Graduate	Master's	Doctoral	Teaching Staff	Student/Instructor	Staff
Tokyo Inst.	5,000	5,000	3,500	1,500	1,200	8.3	550
Per Year	1,200		1,800	500			



#### **International Students**



# Importance of Electronics

- There were many inventions in the 20<sup>th</sup> century: Airplane, Nuclear Power generation, Computer, Space aircraft, etc
- However, everything has to be controlled by electronics
- Electronics

Most important invention in the 20<sup>th</sup> century

• What is Electronics: To use electrons, Electronic Circuits



Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament

 $\rightarrow$  dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption



#### J. E. LILIENFELD

#### DEVICES FOR CONTROLLED ELECTRIC CURRENT

#### Filed March 28, 1928



J.E.LILIENFELD



#### Capacitor structure with notch



#### Today's transistor: MOSFET for CMOS LSI



0 bias for gate

Surface Potential (Negative direction)





Positive bias for gate

However, no one could realize MOSFET operation for more than 30 years.

Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!



Drain Current was several orders of magnitude smaller than expected

Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles. This is the 1<sup>st</sup> Transistor: **Not Field Effect Transistor, But Bipolar Transistor (another mechanism)** 

#### **<u>1947</u>: 1<sup>st</sup> transistor**





W. Bratten,



W. Shockley

#### **Bipolar using Ge**

#### 1958: 1st Integrated Circuit

#### Jack S. Kilby

Connect 2 bipolar transistors in the Same substrate by bonding wire.





#### **1960**: First MOSFET by D. Kahng and M. Atalla **Top View**







Si/SiO2 Interface is extraordinarily good

#### 1970,71: 1st generation of LSIs

# **DRAM** Intel 1103 B. B. B. B. B. B.



# MOS LSI experienced continuous progress for many years

Nar	Number of Transistors	
1960s	IC (Integrated Circuits)	~ 10
1970s	LSI (Large Scale Integrated	Circuit) ~1,000
1980s	VLSI (Very Large Scale IC)	~10,000
1990s	ULSI (Ultra Large Scale IC)	~1,000,000
2000s	?LSI (? Large Scale IC)	~1000,000,000





#### When NMOS is ON, PMOS is OFF When PMOS is ON, NMOS is OFF

Needless to say, but....

#### <u>CMOS Technology:</u> Indispensible for our human society

#### Al the human activities are controlled by CMOS

living, production, financing, telecommunication, transportation, medical care, education, entertainment, etc.

#### Without CMOS:

There is no computer in banks, and

world economical activities immediately stop.

Cellarer phone dose not exists

Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 µm	100 nm
10 <sup>-1</sup> m	10 <sup>-2</sup> m	10 <sup>-3</sup> m	10 <sup>-5</sup> m	10 <sup>-7</sup> m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history. Downsizing

#### 1. Reduce Capacitance

- → Reduce switching time of MOSFETs
- → Increase clock frequency
  - Increase circuit operation speed
- 2. Increase number of Transistors
- → Parallel processing
  - Increase circuit operation speed

Downsizing contribute to the performance increase in double ways

# Thus, downsizing of Si devices is the most important and critical issue:

#### Scaling Method: by R. Dennard in 1974



#### Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1µm:	SCE
Early 1980's	0.5µm:	S/D resistance
Early 1980's	0.25µm:	Direct-tunneling of gate SiO <sub>2</sub>
Late 1980's	0.1µm:	'0.1µm brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of directtunneling current through the very thin-gate oxide.



FAD



C. Mead L. Conway

## VLSI textbook

Finally, there appears to be a fundamental limit <sup>10</sup> of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide ..... begin to make the devices of smaller dimension unworkable.

#### **Direct-tunneling effect**







Drain current: Id  $\propto$  1/Gate length (Lg) Lg  $\rightarrow$  small,

Then,  $Ig \rightarrow small$ ,  $Id \rightarrow large$ , Thus,  $Ig/Id \rightarrow very small$ 



30

Do not believe a text book statement, blindly!

**Never Give Up!** 

No one knows future!

#### There would be a solution!

Think, Think, and Think!

Or, Wait the time! Some one will think for you

## **Transistor Scaling Continues**



Qi Xinag, ECS 2004, AMD





# 5 nm gate length CMOS



#### **Downsizing limit!**

Channel length Gate oxide thickness





## **Ultimate limitation**



37



- 1.2nm physical SiO2 in production (90nm logic node)
- 0.8nm physical SiO2 in research transistors

By Robert Chau, IWGI 2003

# So, we are now in the limitation of downsizing?

# Do you believe this or do not?

#### K: Dielectric Constant There is a solution! To use high-k dielectrics



However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO<sub>2</sub>!

#### Choice of High-k elements for oxide

Candidates								Gas or liquid at 1000 K						HfO <sub>2</sub> based dielectrics						
н	Unstable at Si interface							Radio active He					first generation materials, because of							
Li	Be		Si	ν + Ν	/IO <sub>X</sub>	MS	Si <sub>x</sub> -	+ Si	2 <b>O</b> 2		-	В	С	N	0	F	Ne	their merit in 1) band-offset,		
Na	Mg		Si	+ N	10 <sub>x</sub>	Μ	+ N	ISi <sub>x</sub>	O <sub>Y</sub>			ΑΙ	Si	Р	S	Cl	Ar	<ul><li>2) dielectric constant</li><li>3) thermal stability</li></ul>		
К	Са	Sc	Ti	v	Cr	Mn	Fc	Со	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr			
Rh	Sr	Y	Zr	Nb	Мо	Тс	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Те	Ι	Xe	La <sub>2</sub> O <sub>3</sub> based dielectrics are		
Cs	Ва		Hf	Та	W	Re	Os	Ir	Pt	Au	Hg	ТΙ	Pb	Bi	Ро	At	Rn	thought to be the nex generation materials,		
Fr	Ra		Rf	На	Sg	Ns	Hs	Mt										which may not need a thicker interfacial		
		La	Сe	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Но	Er	Tm	Yb	Lu		layer		

Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)

#### Dielectric constant value vs. Band offset (Measured)



C.A. Billmann et al., MRS Spring Symp., 1999, R.D.Shannon, J. Appl. Phys., 73, 348, 1993 S. De Gebdt, IEDM Short Coyuse, 2004

T. Hattori, INFOS, 2003

#### High-k gate insulator MOSFETs for Intel: EOT=1nm

#### EOT: Equivalent Oxide Thickness



# SiO<sub>x</sub>-IL growth at HfO<sub>2</sub>/Si Interface





#### **Phase separator**

HfO<sub>2</sub> + Si + O<sub>2</sub> HfO<sub>2</sub> + Si + 2O\* HfO<sub>2</sub> + SiO<sub>2</sub> H. Shimizu, JJAP, 44, pp. 6131 Oxygen supplied from W gate electrode D.J.Lichtenwalner, Tans. ECS 11, 319 SiO<sub>x</sub>-IL is formed after annealing Oxygen control is required for optimizing the reaction

# La-Silicate Reaction at La<sub>2</sub>O<sub>3</sub>/Si Direct contact high-k/Si is possible



La<sub>2</sub>O<sub>3</sub> can achieve direct contact of high-k/Si

# **EOT<0.5nm with Gain in Drive Current**



14% of I<sub>d</sub> increase is observed even at saturation region

#### EOT below 0.4nm is still useful for scaling

- -There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
  - 1. Nanowire/tube MOSFETs
  - 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



# **FinFET to Nanowire**



#### Si nanowire FET as a strong candidate

1. Compatibility with current CMOS process cut-off 2. Good controllability of I<sub>OFF</sub> 3. High drive current source Gate: OFF Multi quantum High integration Channel 1D ballistic of wires conduction Quantum channel Quantum channel Quantum channel Quantum channel  $\rightarrow \mathbf{k}$ 

after CMOS limitation

drain