

Si Nanoelectronic Device Technology

@East China Jiaotong University,

華東交通大学、南昌

March 16, 2010

東京工業大学

Tokyo Institute of Technology

先端研究中心

Frontier Research Center

岩井 洋 Hiroshi Iwai



Tokyo Institute of Technology
Founded in 1881, Promoted to Univ. 1929

Institute Overview



Established in 1881 → 130th anniversary in 2011

3 undergraduate schools

School of Science, School of Engineering, School of Bioscience and Biotechnology

Einstein Visit


7 graduate schools

Science and Engineering Science, Science and Engineering Technology,
Bioscience and Biotechnology, Interdisciplinary Graduate School of Science and Engineering,
Information Science and Engineering, Decision Science and Technology, Innovation Management

Total Number of Students

	Undergraduate	Graduate	Master's	Doctoral	Teaching Staff	Student/Instructor	Staff
Tokyo Inst.	5,000	5,000	3,500	1,500	1,200	8.3	550
Per Year	1,200		1,800	500			

International Students




Country	Students
China	403
S. Korea	130
Indonesia	64
Thailand	55
Vietnam	60
Malaysia	28


Total 982
(As of May. 1, 2005)

Importance of Electronics

- There were many inventions in the 20th century:
Airplane, Nuclear Power generation, Computer,
Space aircraft, etc
- However, everything has to be controlled by
electronics
- Electronics
Most important invention in the 20th century
- What is Electronics: To use electrons,
Electronic Circuits




Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906


Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

First Computer Eniac: made of huge number of vacuum tubes 1946
Big size, huge power, short life time filament

→ dreamed of replacing vacuum tube with solid-state device




Today's pocket PC
made of semiconductor
has much higher
performance with
extremely low power
consumption



J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT


Filed March 28, 1928




J.E.LILIENFELD




Capacitor structure with notch




No current



Today's transistor: MOSFET for CMOS LSI





0 bias for gate



Positive bias for gate

Surface Potential (Negative direction)




However, no one could realize MOSFET operation for more than 30 years.

Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!

Very bad interface property between the semiconductor and gate insulator



Drain Current was several orders of magnitude smaller than expected


Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles.

This is the 1st Transistor:

**Not Field Effect Transistor,
But Bipolar Transistor (another mechanism)**

1947: 1st transistor



Bipolar using Ge

J. Bardeen

W. Bratten,




W. Shockley

1958: 1st Integrated Circuit



Jack S. Kilby

Connect 2 bipolar transistors in the Same substrate by bonding wire.



1960: First MOSFET
by D. Kahng and M. Atalla


Top View




Si/SiO₂ Interface is
extraordinarily good

1970,71: 1st generation of LSIs

DRAM Intel 1103



MPU Intel 4004



MOS LSI experienced continuous progress for many years

	Name of Integrated Circuits	Number of Transistors
1960s	IC (Integrated Circuits)	~ 10
1970s	LSI (Large Scale Integrated Circuit)	~1,000
1980s	VLSI (Very Large Scale IC)	~10,000
1990s	ULSI (Ultra Large Scale IC)	~1,000,000
2000s	?LSI (? Large Scale IC)	~1000,000,000

Gate Electrode
Poly Si

Gate Insulator
SiO₂

Substrate
Si

MOSFET: Metal Oxide Semiconductor
Field Effect Transistor

Use Gate Field Effect for switching

Gate Electrode
Poly Si

Gate Insulator
SiO₂

Source

n-Si



n-Si

Drain

p-Si

Si


Substrate

Channel

N-MOS (N-type MOSFET)

CMOS

Complimentary MOS



When NMOS is ON, PMOS is OFF

When PMOS is ON, NMOS is OFF

Needless to say, but....

CMOS Technology:

Indispensable for our human society

All the human activities are controlled by CMOS

living, production, financing, telecommunication,
transportation, medical care, education,
entertainment, etc.

Without CMOS:

There is no computer in banks, and
world economical activities immediately stop.

Cellarer phone dose not exists

Downsizing of the components has been the driving force for circuit evolution



1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 μ m	100 nm
10^{-1} m	10^{-2} m	10^{-3} m	10^{-5} m	10^{-7} m

In 100 years, the size reduced by one million times. There have been many devices from stone age. **We have never experienced such a tremendous reduction of devices in human history.**

Downsizing

1. Reduce Capacitance

→ Reduce switching time of MOSFETs

→ Increase clock frequency

→ Increase circuit operation speed

2. Increase number of Transistors


→ Parallel processing

→ Increase circuit operation speed

Downsizing contribute to the performance increase in double ways


Thus, downsizing of Si devices is the most important and critical issue.²²

Scaling Method: by R. Dennard in 1974



Wdep: Space Charge Region (or Depletion Region) Width

Wdep has to be suppressed
Otherwise, large leakage
between S and D



Potential in space charge region is high, and thus, electrons in source are attracted to the space charge region.


**K=0.7
for
example**




X, Y, Z : K, V : K, Na : 1/K

By the scaling, Wdep is suppressed in proportion,
and thus, leakage can be suppressed.

→ Good scaled I-V characteristics



**Wdep ∝ √(V/Na)
: K**



I : K

Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1 μ m:	SCE
Early 1980's	0.5 μ m:	S/D resistance
Early 1980's	0.25 μ m:	Direct-tunneling of gate SiO ₂
Late 1980's	0.1 μ m:	'0.1 μ m brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of direct-tunneling current through the very thin-gate oxide.

INTRODUCTION TO **VLSI** SYSTEMS

CARVER MEAD • LYNN CONWAY





C. Mead



L. Conway

VLSI textbook


Finally, there appears to be a fundamental limit ¹⁰ of approximately quarter micron channel length, where certain physical effects such as the **tunneling through the gate oxide begin to make the devices of smaller dimension unworkable.**

Direct-tunneling effect

Gate Electrode Gate Oxide Si Substrate
Potential Barrier





Direct tunneling leakage current start to flow when the thickness is 3 nm.



Direct tunneling leakage was found to be OK! In 1994!

MOSFETs with 1.5 nm gate oxide






Gate leakage: $I_g \propto \text{Gate Area} \propto \text{Gate length (L}_g\text{)}$

Drain current: $I_d \propto 1/\text{Gate length (L}_g\text{)}$

$L_g \rightarrow \text{small,}$

Then, $I_g \rightarrow \text{small, } I_d \rightarrow \text{large, Thus, } I_g/I_d \rightarrow \text{very small}$

I_d
→



Do not believe a text book statement, blindly!

Never Give Up!

No one knows future!


There would be a solution!

Think, Think, and Think!


Or, Wait the time!

Some one will think for you


Transistor Scaling Continues



Downsizing limit?




Channel length?




5 nm gate length CMOS

Is a Real Nano Device!!





Length of 18 Si atoms




H. Wakabayashi
et.al, NEC

IEDM, 2003




Electron
wave
length

10 nm



Tunneling
distance


3 nm



Downsizing limit!

Channel length


Gate oxide thickness



Prediction now!


Electron wave length

10 nm




Tunneling distance

3 nm



Atom distance

0.3 nm




MOSFET operation

$L_g = 2 \sim 1.5 \text{ nm?}$


Below this,
no one knows future!

Ultimate limitation



0.8 nm Gate Oxide Thickness MOSFETs operates!!

0.8 nm: Distance of 3 Si atoms!!



- 1.2nm physical SiO₂ in production (90nm logic node)
- 0.8nm physical SiO₂ in research transistors


By Robert Chau, IWGI 2003

So, we are now in the limitation
of downsizing?

Do you believe this or do not?

There is a solution! **K: Dielectric Constant**

To use high-k dielectrics



However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO₂!

Choice of High-k elements for oxide

Candidates														Gas or liquid at 1000 K																	
Unstable at Si interface														Radio active																	
H														He																	
Li	Be													B	C	N	O	F	Ne												
Na	Mg													Al	Si	P	S	Cl	Ar												
K	Ca	Sc	Ti	V	Cr	Mn	Fe	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr														
Rh	Sr	Y	Zr														Nb	Mo	Tc	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe	
Cs	Ba			Hf														Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn
Fr	Ra														Rf	Ha	Sg	Ns	Hs	Mt											
														La Ce Pr Nd Pm Sm Eu Gd Tb Dy Ho Er Tm Yb Lu																	
														Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr																	

HfO₂ based dielectrics are selected as the first generation materials, because of their merit in


- 1) band-offset,
- 2) dielectric constant
- 3) thermal stability

La₂O₃ based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer

R. Hauser, IEDM Short Course, 1999
 Hubbard and Schlom, J Mater Res 11 2757 (1996)

Dielectric constant value vs. Band offset (Measured)

SiO ₂	3.9	NdAlO ₃	22.5
Al _x Si _y O _z		PrAlO ₃	25
(Ba,Sr)TiO ₃	200-300	Si ₃ N ₄	7
BeAl ₂ O ₄	8.3-9.43	SmAlO ₃	19
CeO ₂	16.6-26	SrTiO ₃	150-250
CeHfO ₄	10-20	Ta ₂ O ₅	25-24
CoTiO ₃ /Si ₃ N ₄		Ta ₂ O ₅ -TiO ₂	
EuAlO ₃	22.5	TiO ₂	86-95
HfO ₂	26-30	TiO ₂ /Si ₃ N ₄	
Hf silicate	11	Y ₂ O ₃	8-11.6
La ₂ O ₃	20.8	Y _x Si _y O _z	
LaScO ₃	30	ZrO ₂	22.2-28
La ₂ SiO ₅		Zr-Al-O	
MgAl ₂ O ₄		Zr silicate	
		(Zr,Sn)TiO ₄	40-60







C.A. Billmann et al., MRS Spring Symp., 1999,
 R.D.Shannon, J. Appl. Phys., 73, 348, 1993
 S. De Gebdt, IEDM Short Course, 2004


T. Hattori, INFOS , 2003

High-k gate insulator MOSFETs for Intel: EOT=1nm


EOT: Equivalent Oxide Thickness





SiO_x-IL growth at HfO₂/Si Interface




TEM image 500 °C 30min



Phase separator



H. Shimizu, JJAP, 44, pp. 6131



Oxygen supplied from W gate electrode


D.J.Lichtenwalner, Tans. ECS 11, 319

SiO_x-IL is formed after annealing

Oxygen control is required for optimizing the reaction


La-Silicate Reaction at $\text{La}_2\text{O}_3/\text{Si}$

Direct contact high-k/Si is possible




La_2O_3 can achieve direct contact of high-k/Si

EOT < 0.5nm with Gain in Drive Current




14% of I_d increase is observed even at saturation region






EOT below 0.4nm is still useful for scaling

- There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach down-scaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher I_{d-sat} under low V_{dd} .
- Two candidates have emerged for R & D
 1. Nanowire/tube MOSFETs
 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



ITRS figure edited by Iwai

FinFET to Nanowire



Channel conductance is well controlled by Gate even at $L=5\text{nm}$

Si nanowire FET as a strong candidate

after CMOS limitation

- 1. Compatibility with current CMOS process
- 2. Good controllability of I_{OFF}
- 3. High drive current

