

Past and Future of Silicon Electronic Devices

**National Symposium on
“Science and Technology and the Young (Career,
Creativity and Excitement)”**

**Organized by National Academy of Science, India
(NASI), at Calcutta University, Kolkata, India**

December 15, 2009


**Hiroshi Iwai,
Tokyo Institute of Technology**



By Dr. Lu Terman, at IEDM 2009

Three IEEE Fellows Win 2009 Nobel Prize in Physics

“...for breakthroughs involving the transmission of light in fiber optics and inventing an imaging semiconductor circuit, the three scientists created the technology behind digital photography and helped link the world through fiber optic networks.”



**(l-r)
Dr. Charles K. Kao
Dr. Willard S. Boyle
Dr. George E. Smith**


Nobel Prizes in Electron Devices

- **1956 – The Transistor**
William Shockley, John Bardeen, and Walter Brattain


- **2000 – Integrated Circuit**
Jack Kilby
 - **Semiconductor Heterojunction Devices**
Zhores Alferov and Herbert Kroemer

- **2007 – Giant Magnetoresistive Effect (GMR)**
Albert Fert and Peter Grunberg


- **2009 – Charge Coupled Devices**
George Smith and Willard Boyle
 - **Fiber Optic Technology**
Charles Kao



By Dr. Lu Terman, at IEDM 2009



Global Internet 2009



The Father of
Fiber Optic
Communication

By Dr. Lu Terman, at IEDM 2009




By Dr. Lu Terman, at IEDM 2009



Willard S. Boyle
Bell Laboratories
Murray Hill, NJ, USA



George E. Smith
Bell Laboratories
Murray Hill, NJ, USA



By Dr. Lu Terman, at IEDM 2009

Sir Isaac Newton


“If I can see so far, it is because I stand on the shoulders of giants”




By Dr. Lu Terman, at IEDM 2009

Importance of Electronics

- There were many inventions in the 20th century:
Airplane, Nuclear Power generation, Computer,
Space aircraft, etc
- However, everything has to be controlled by
electronics
- Electronics
Most important invention in the 20th century
- What is Electronics: To use electrons,
Electronic Circuits




Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

4 wives of Lee De Forest

1906 Lucille Sheardown

1907 Nora Blatch

1912 Mary Mayo, singer

1930 Marie Mosquini, silent film actress



Mary




Marie



First Computer Eniac: made of huge number of vacuum tubes 1946
Big size, huge power, short life time filament

→ dreamed of replacing vacuum tube with solid-state device




Today's pocket PC
made of semiconductor
has much higher
performance with
extremely low power
consumption



J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT



Filed March 28, 1928





J.E.LILIENFELD




Capacitor structure with notch






0 bias for gate

Surface Potential (Negative direction)



Positive bias for gate




However, no one could realize MOSFET operation for more than 30 years.

Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!

Very bad interface property between the semiconductor and gate insulator



Drain Current was several orders of magnitude smaller than expected


Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles.

This is the 1st Transistor:

**Not Field Effect Transistor,
But Bipolar Transistor (another mechanism)**

1947: 1st transistor



Bipolar using Ge

J. Bardeen

W. Bratten,




W. Shockley

1958: 1st Integrated Circuit



Jack S. Kilby

Connect 2 bipolar transistors in the Same substrate by bonding wire.



1960: First MOSFET
by D. Kahng and M. Atalla


Top View




Si/SiO₂ Interface is
extraordinarily good

1970,71: 1st generation of LSIs

DRAM Intel 1103



MPU Intel 4004



MOS LSI experienced continuous progress for many years

	Name of Integrated Circuits	Number of Transistors
1960s	IC (Integrated Circuits)	~ 10
1970s	LSI (Large Scale Integrated Circuit)	~1,000
1980s	VLSI (Very Large Scale IC)	~10,000
1990s	ULSI (Ultra Large Scale IC)	~1,000,000
2000s	?LSI (? Large Scale IC)	~1000,000,000

Gate Electrode
Poly Si

Gate Insulator
SiO₂

Substrate
Si

MOSFET: Metal Oxide Semiconductor
Field Effect Transistor

Use Gate Field Effect for switching

Gate Electrode
Poly Si

Gate Insulator
SiO₂


Source

Drain

Channel


N-MOS (N-type MOSFET)

Si
Substrate



CMOS

Complimentary MOS



When NMOS is ON, PMOS is OFF

When PMOS is ON, NMOS is OFF

Needless to say, but....

CMOS Technology:

Indispensable for our human society

All the human activities are controlled by CMOS

living, production, financing, telecommunication,
transportation, medical care, education,
entertainment, etc.

Without CMOS:

There is no computer in banks, and
world economical activities immediately stop.

Cellarer phone dose not exists

Downsizing of the components has been the driving force for circuit evolution



1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 μ m	100 nm
10^{-1} m	10^{-2} m	10^{-3} m	10^{-5} m	10^{-7} m

In 100 years, the size reduced by one million times. There have been many devices from stone age. **We have never experienced such a tremendous reduction of devices in human history.**

Downsizing

1. Reduce Capacitance

→ Reduce switching time of MOSFETs

→ Increase clock frequency

→ Increase circuit operation speed

2. Increase number of Transistors


→ Parallel processing

→ Increase circuit operation speed

Downsizing contribute to the performance increase in double ways


Thus, downsizing of Si devices is the most important and critical issue.²⁸

Scaling Method: by R. Dennard in 1974



Wdep: Space Charge Region (or Depletion Region) Width

Wdep has to be suppressed
Otherwise, large leakage
between S and D



Leakage current

Potential in space charge region is high, and thus, electrons in source are attracted to the space charge region.

**K=0.7
for
example**




X , Y , Z : K, V : K, Na : 1/K


By the scaling, Wdep is suppressed in proportion,
and thus, leakage can be suppressed.

K

→ Good scaled I-V characteristics



**Wdep ∝ √(V/Na)
: K**



Downscaling merit: Beautiful!

Geometry & Supply voltage	L_g, W_g T_{ox}, V_{dd}	K	Scaling K : K=0.7 for example
Drive current in saturation	I_d	K	$I_d = v_{sat} W_g C_o (V_g - V_{th})$ C_o : gate C per unit area $\rightarrow W_g (t_{ox}^{-1})(V_g - V_{th}) = W_g t_{ox}^{-1}(V_g - V_{th}) = KK^{-1}K = K$
I_d per unit W_g	$I_d/\mu m$	1	I_d per unit $W_g = I_d / W_g = 1$
Gate capacitance	C_g	K	$C_g = \epsilon_o \epsilon_{ox} L_g W_g / t_{ox} \rightarrow KK/K = K$
Switching speed	τ	K	$\tau = C_g V_{dd} / I_d \rightarrow KK/K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	A_{chip}	α	α: Scaling factor \rightarrow In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	N	α/K^2	$N \rightarrow \alpha/K^2 = 1/K^2$, when $\alpha=1$
Power per chip	P	α	$fNCV^2/2 \rightarrow K^{-1}(\alpha K^{-2})K(K^1)^2 = \alpha = 1$, when $\alpha=1$

$k = 0.7$ and $\alpha = 1$

Single MOFET

$V_{dd} \rightarrow 0.7$

$L_g \rightarrow 0.7$

$I_d \rightarrow 0.7$

$C_g \rightarrow 0.7$

P (Power)/Clock

$\rightarrow 0.7^3 = 0.34$

τ (Switching time) $\rightarrow 0.7$

$k = 0.7^2 = 0.5$ and $\alpha = 1$

$V_{dd} \rightarrow 0.5$

$L_g \rightarrow 0.5$

$I_d \rightarrow 0.5$

$C_g \rightarrow 0.5$

P (Power)/Clock

$\rightarrow 0.5^3 = 0.125$

τ (Switching time) $\rightarrow 0.5$

Chip

N (# of Tr) $\rightarrow 1/0.7^2 = 2$

f (Clock) $\rightarrow 1/0.7 = 1.4$



P (Power) $\rightarrow 1$

N (# of Tr) $\rightarrow 1/0.5^2 = 4$

f (Clock) $\rightarrow 1/0.5 = 2$

P (Power) $\rightarrow 1$

Actual past downscaling trend until year 2000



Past 30 years scaling
 Merit: N, f increase
 Demerit: P increase

V_{dd} scaling insufficient
 ↓
 Additional significant increase in I_d, f, P

Source: Iwai and S. Ohmi, Microelectronics Reliability 42 (2002), pp.1251-1268

Change in 30 years

	Ideal scaling	Real Change		Ideal scaling	Real Change		Ideal scaling	Real Change
L_g	K	10^{-2}	I_d	K (10^{-2})	10^{-1}	f	$1/K(10^2)$	10^3
t_{ox}	K(10^{-2})	10^{-2}	$I_d/\mu m$	1	10^1	P	$\alpha(10^1)$	10^5
V_{dd}	K(10^{-2})	10^{-1}	N	$\alpha/K^2(10^5)$	10^4	= $f\alpha NCV^2$		
A_{chip}	α	10^1						

V_d scaling insufficient, α increased → N, I_d , f, P increased significantly

Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1 μ m:	SCE
Early 1980's	0.5 μ m:	S/D resistance
Early 1980's	0.25 μ m:	Direct-tunneling of gate SiO ₂
Late 1980's	0.1 μ m:	'0.1 μ m brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of direct-tunneling current through the very thin-gate oxide.

INTRODUCTION TO **VLSI** SYSTEMS

CARVER MEAD • LYNN CONWAY





C. Mead

L. Conway



VLSI textbook

Finally, there appears to be a fundamental limit ¹⁰ of approximately quarter micron channel length, where certain physical effects such as the **tunneling through the gate oxide begin to make the devices of smaller dimension unworkable.**


Direct-tunneling effect

Gate Electrode Gate Oxide Si Substrate

Potential Barrier





Direct tunneling leakage current start to flow when the thickness is 3 nm.



Direct tunneling leakage was found to be OK! In 1994!

MOSFETs with 1.5 nm gate oxide






Gate leakage: $I_g \propto \text{Gate Area} \propto \text{Gate length } (L_g)$

Drain current: $I_d \propto 1/\text{Gate length } (L_g)$

$L_g \rightarrow \text{small,}$

Then, $I_g \rightarrow \text{small, } I_d \rightarrow \text{large,}$ Thus, $I_g/I_d \rightarrow \text{very small}$

I_d
→



Do not believe a text book statement, blindly!

Never Give Up!

No one knows future!


There would be a solution!

Think, Think, and Think!

Or, Wait the time!


Some one will think for you

Transistor Scaling Continues




Qi Xing, ECS 2004, AMD

Downsizing limit?




Channel length?




5 nm gate length CMOS

Is a Real Nano Device!!





Length of 18 Si atoms




H. Wakabayashi
et.al, NEC

IEDM, 2003




Electron
wave
length

10 nm



Tunneling
distance


3 nm



Downsizing limit!

Channel length


Gate oxide thickness



Prediction now!


Electron
wave
length

10 nm




Tunneling
distance

3 nm



Atom
distance

0.3 nm




MOSFET operation

$L_g = 2 \sim 1.5 \text{ nm?}$


**Below this,
no one knows future!**

Ultimate limitation



0.8 nm Gate Oxide Thickness MOSFETs operates!!

0.8 nm: Distance of 3 Si atoms!!



- 1.2nm physical SiO₂ in production (90nm logic node)
- 0.8nm physical SiO₂ in research transistors


By Robert Chau, IWGI 2003

So, we are now in the limitation
of downsizing?

Do you believe this or do not?

There is a solution! **K: Dielectric Constant**

To use high-k dielectrics



However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO₂!

Choice of High-k elements for oxide

Candidates 														Gas or liquid at 1000 K											
Unstable at Si interface														Radio active											
H																				He					
Li	Be																			B	C	N	O	F	Ne
Na	Mg																			Al	Si	P	S	Cl	Ar
K	Ca	Sc	Ti	V	Cr	Mn	Fc	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr								
Rh	Sr	Y	Zr	Nb	Mo	Tc	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Te	I	Xe								
Cs	Ba		Hf	Ta	W	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn								
Fr	Ra																	Rf	Ha	Sg	Ns	Hs	Mt		
La Ce Pr Nd Pm Sm Eu Gd Tb Dy Ho Er Tm Yb Lu																									
Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr																									

HfO₂ based dielectrics are selected as the first generation materials, because of their merit in





- 1) band-offset,
- 2) dielectric constant
- 3) thermal stability

La₂O₃ based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer


R. Hauser, IEDM Short Course, 1999
 Hubbard and Schlom, J Mater Res 11 2757 (1996)

High-k gate insulator MOSFETs for Intel: EOT=1nm


EOT: Equivalent Oxide Thickness



6 μm NMOS LSI in 1974




magnification
↓



<u>Layers</u>	<u>Materials</u>	<u>Atoms</u>
1. Si substrate	1. Si	1. Si
2. Field oxide	2. SiO ₂	2. O
3. Gate oxide	3. BPSG	3. P
4. Poly Si	4. Al	4. B
5. S/D	5. PSG	5. Al
6. Interlayer		(H, N, Cl)
7. Aluminum		
8. Passivation		

New materials

Just examples!
Many other candidates



Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)



1970's



Toshiba Corporation

300 mm Fab TSMC

Now




Toshiba Oita Works



300 mm Super clean room in Tsukuba, Selete

**In a future
No person is necessary!**






64k DRAM
3 inch
wafer

64k DRAM
4 inch wafer
1980


1k SRAM
2 inch wafer
1974

When do we start planning for next wafer size transition?



Now: After 50 Years from the 1st single MOSFETs

64Gbit, 32 Gb and 16Gb NAND,
SAMSUNG



Already 64 Gbit:


larger than that of world population
comparable for the numbers of neurons
in human brain

Samsung announced 256 Gbit will be produced

256Gbit: larger than those of # of stars in galaxies



- There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach down-scaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher I_{d-sat} under low V_{dd} .
- Two candidates have emerged for R & D
 1. Nanowire/tube MOSFETs
 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.





ITRS figure edited by Iwai

Si nanowire FET as a strong candidate

after CMOS limitation


- 1. Compatibility with current CMOS process
- 2. Good controllability of I_{OFF}
- 3. High drive current



TEM image
10nm




gate electrode




wire

sidewall

$L_g=160\text{nm}$, $T_{ox}=3\text{nm}$



Nice cut-off



High drive

Advantage of Si nanowire

Large drive current

Spec. in 2019 by ITRS

$I_{ON}=2.3\text{mA}/\mu\text{m}$

$L_g=11\text{nm}$, $T_{ox}=0.6\text{nm}$

Our nanowire FET

$I_{ON}=0.25\text{mA}/\mu\text{m}$

(with 2010
Litho. tech.)

$L_g=160\text{nm}$

$T_{ox}=3.0\text{nm}$



With 2019 litho. tech.

$I_{ON}=2.3\text{mA}/\mu\text{m}$ will be
obtained even with

$L_g=80\text{nm}$ and $T_{ox}=1.5\text{nm}$

by the courtesy of Professor H.Iwai

**System
and
Algorithm
becomes
more
important
!**

**Ultra small volume
Small number of neuron cells
Extremely low power**



**Real time image processing
(Artificial) Intelligence
3D flight control**

Mosquito

Brain

Sensor

**Infrared
Humidity
CO₂**




Dragonfly is further high performance




**But do
not know
how?**

Long term roadmap for development


Source: H. Iwai, IPFA 2006



We do know system and algorithms are important!
But do not know how it can be by us for use of bio?



We do not know how? Dragonfly brain has even further higher performance



Wanted: **CUSTOMERS**, who breathe, eat, and live in.....



Global & Regional Political & Macro-Economic Environments



Customer Demand


\$ 30,000B

Electronic End Equipment

\$ 850B



Semiconductors



\$ 300B

**Semiconductor
Equipment
&
Materials**

\$ 50B




Sources: NASA.gov ; SEMI

Data Source: UN

population in million people

200 150 100 50 0



China

Great opportunity
For other developing
Countries for 2020, 3

India

USA

Indonesia

Brazil

Russia

Pakistan

Bangladesh

Japan

So, please consider to
be an engineer of
electronics field in
future, if you are
interested in my talk!
Thank you.