## Past and Future of Mirco/Nano-Electronics

Nov 4, 2009

**@S.K.P ENGINEERING COLLEGE,** Thiruvanmalail, Tamilnadu, India

> Hiroshi Iwai, Tokyo Institute of Technology



## Tokyo Institute of Technology Founded in 1881, Promoted to Univ. 1929

## **Institute Overview**

#### Established in 1881→ 130th anniversary in 2011

#### 3 undergraduate schools

School of Science, School of Engineering, School of Bioscience and Biotechnology

Einstein Visit

#### 7 graduate schools

Science and Engineering Science, Science and Engineering Technology,

Bioscience and Biotechnology, Interdisciplinary Graduate School of Science and Engineering,

Information Science and Engineering, Decision Science and Technology, Innovation Management

#### Total Number of Students

	Undergraduate	Graduate	Master's	Doctoral	Teaching Staff	Student/Instructor	Staff
Tokyo Inst.	5,000	5,000	3,500	1,500	1,200	8.3	550
Per Year	1,200		1,800	500			



#### **International Students**



岩井研メンバー

(2009年04月1日現在)



- There were many inventions in the 20<sup>th</sup> century: Airplane, Nuclear Power generation, Computer, Space aircraft, etc
- However, everything has to be controlled by electronics
- Electronics

Most important invention in the 20<sup>th</sup> century

• What is Electronics: To use electrons, Electronic Circuits



Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

4 wives of Lee De Forest

1906 Lucille Sheardown 1907 Nora Blatch 1912 Mary Mayo, singer 1930 Marie Mosquini, silent film actress



MARIE





#### Mary

First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament

 $\rightarrow$  dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption



#### History of Semiconductor devices

1947, 1<sup>st</sup> Point Contact Bipolar Transistor: Ge Semiconductor, Bardeen, Brattin → Nobel Prize 1948, 1<sup>st</sup> Junction Bipolar Transistor, Ge Semiconductor, Schokley → Nobel Prize 1958, 1<sup>st</sup> Integrated Circuits,

Ge Semiconductor, J.Kilby  $\rightarrow$  Nobel Prize

1959, 1<sup>st</sup> Planar Integrated Circuits, R.Noice

1960, 1<sup>st</sup> MOS Transistor, Kahng, Si Semiconductor
1963, 1<sup>st</sup> CMOS Circuits, C.T. Sah and F. Wanlass

#### J. E. LILIENFELD

#### DEVICES FOR CONTROLLED ELECTRIC CURRENT

#### Filed March 28, 1928



J.E.LILIENFELD



## Capacitor structure with notch





0 bias for gate

Surface Potential (Negative direction)





Positive bias for gate

However, no one could realize MOSFET operation for more than 30 years.

Because of very bad interface property between the semiconductor and gate insulator

Even Shockley!



Drain Current was several orders of magnitude smaller than expected

Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles. This is the 1<sup>st</sup> Transistor: **Not Field Effect Transistor, But Bipolar Transistor (another mechanism)** 

#### **<u>1947</u>: 1<sup>st</sup> transistor**





W. Bratten,



W. Shockley

#### **Bipolar using Ge**

## <u>1958: 1st Integrated Circuit</u>

#### Jack S. Kilby

Connect 2 bipolar transistors in the Same substrate by bonding wire.





## **1960**: First MOSFET by D. Kahng and M. Atalla **Top View**







Si/SiO2 Interface is extraordinarily good

#### 1970,71: 1st generation of LSIs

# MPU Intel 4004 **DRAM** Intel 1103 B. B. B. B. B. B.

## MOS LSI experienced continuous progress for many years

Nar	Number of Transistors	
1960s	IC (Integrated Circuits)	~ 10
1970s	LSI (Large Scale Integrated	Circuit) ~1,000
1980s	VLSI (Very Large Scale IC)	~10,000
1990s	ULSI (Ultra Large Scale IC)	~1,000,000
2000s	?LSI (? Large Scale IC)	~1000,000,000







## When NMOS is ON, PMOS is OFF When PMOS is ON, NMOS is OFF

Needless to say, but....

## <u>CMOS Technology:</u> Indispensible for our human society

#### Al the human activities are controlled by CMOS

living, production, financing, telecommunication, transportation, medical care, education, entertainment, etc.

#### Without CMOS:

There is no computer in banks, and

world economical activities immediately stop.

Cellarer phone dose not exists

Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 µm	100 nm
10 <sup>-1</sup> m	10 <sup>-2</sup> m	10 <sup>-3</sup> m	10 <sup>-5</sup> m	10 <sup>-7</sup> m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history. Downsizing

#### 1. Reduce Capacitance

- → Reduce switching time of MOSFETs
- → Increase clock frequency
  - Increase circuit operation speed
- 2. Increase number of Transistors
- → Parallel processing
  - Increase circuit operation speed

Downsizing contribute to the performance increase in double ways

# Thus, downsizing of Si devices is the most important and critical issues

#### Scaling Method: by R. Dennard in 1974



Geometry & Supply voltage	${\sf L_g}, {\sf W_g}$ ${\sf T_{ox}}, {\sf V_{dd}}$	К	Scaling K: K=0.7 for example
Drive current in saturation	۱ <sub>d</sub>	К	$I_{d} = v_{sat}W_{g}C_{o}(V_{g}-V_{th}) \qquad C_{o}: \text{ gate C per unit area}$ $\longrightarrow W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K = K$
l <sub>d</sub> per unit W <sub>g</sub>	l <sub>d</sub> /μm	1	$I_d$ per unit $W_g = I_d / W_g = 1$
Gate capacitance	Cg	К	$C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox} \longrightarrow KK / K = K$
Switching speed	τ	К	$\tau = C_g V_{dd} / I_d \longrightarrow KK / K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	A <sub>chip</sub>	α	$\alpha$ : Scaling factor $\longrightarrow$ In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	N	$\alpha/K^2$	N $\rightarrow \alpha/K^2 = 1/K^2$ , when $\alpha = 1$
Power per chip	Р	α	fNCV <sup>2</sup> /2 $\rightarrow$ K <sup>-1</sup> ( $\alpha$ K <sup>-2</sup> )K(K <sup>1</sup> ) <sup>2</sup> = $\alpha$ = 1, when $\alpha$ =1

$k=0.7$ and $\alpha =1$	$k = 0.7^2 = 0.5$ and $\alpha = 1$
Single MOFET	
Vdd $\rightarrow 0.7$ Lg $\rightarrow 0.7$ Id $\rightarrow 0.7$ Cg $\rightarrow 0.7$ P (Power)/Clock $\rightarrow 0.7^3 = 0.34$	Vdd $\rightarrow 0.5$ Lg $\rightarrow 0.5$ Id $\rightarrow 0.5$ Cg $\rightarrow 0.5$ P (Power)/Clock $\rightarrow 0.5^3 = 0.125$
$\tau$ (Switching time) $\rightarrow 0.7$	$\tau$ (Switching time) $\rightarrow 0.5$
Chip	
N (# of Tr) $\rightarrow$ 1/0.7 <sup>2</sup> = 2	N (# of Tr) $\rightarrow$ 1/0.5 <sup>2</sup> = 4
f (Clock) $\rightarrow$ 1/0.7 = 1.4	4 f (Clock) $\rightarrow$ 1/0.5 = 2
P (Power) → 1	P (Power) $\rightarrow$ 1

#### Actual past downscaling trend until year 2000



Vd scaling insufficient,  $\alpha$  increased

N, Id, f, P increased significantly 3

## Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1μm:	SCE
Early 1980's	0.5µm:	S/D resistance
Early 1980's	0.25µm:	Direct-tunneling of gate SiO <sub>2</sub>
Late 1980's	0.1µm:	'0.1µm brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of downsizing.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of directtunneling current through the very thin-gate oxide.



FAD



C. Mead L. Conway

## VLSI textbook

Finally, there appears to be a fundamental limit <sup>10</sup> of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide ..... begin to make the devices of smaller dimension unworkable.

## **Direct-tunneling effect**






Drain current: Id  $\propto$  1/Gate length (Lg) Lg  $\rightarrow$  small,

Then,  $Ig \rightarrow small$ ,  $Id \rightarrow large$ , Thus,  $Ig/Id \rightarrow very small$ 



37

Do not believe a text book statement, blindly!

**Never Give Up!** 

No one knows future!

### There would be a solution!

Think, Think, and Think!

Or, Wait the time! Some one will think for you

### **Transistor Scaling Continues**



Qi Xinag, ECS 2004, AMD





# **5 nm gate length CMOS**



### **Downsizing limit!**

Channel length Gate oxide thickness





Subtheshold leakage current of MOSFET





Constant and does not become small with down-scaling



### **Ultimate limitation**





- 1.2nm physical SiO2 in production (90nm logic node)
- 0.8nm physical SiO2 in research transistors

By Robert Chau, IWGI 2003

# So, we are now in the limitation of downsizing?

### Do you believe this or do not?

#### K: Dielectric Constant There is a solution! To use high-k dielectrics



However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO<sub>2</sub>!

#### Choice of High-k elements for oxide

		Ca	Indi	idat	es								( a	Gas at 1(	or I )00	iqui K	HfO <sub>2</sub> based dielectrics				
н		Un	stal	ble	at	Si i	nte	rfa	ce				Ra	adic	o act	ive	first generation materials, because of				
Li	Be	Si + $IVIO_X$ IVI + SIO <sub>2</sub> Si + $MO_X$ MSi <sub>x</sub> + SiO <sub>2</sub>											С	N	0	F	Ne	their merit in 1) band-offset, 2) dialoctric constant			
Na	Mg		Si	+ N	10 <sub>x</sub>	Μ	+ N	ISi <sub>x</sub>	O <sub>Y</sub>			AI	Si	Ρ	S	Cl	Ar	3) thermal stability			
К	Ca	Sc	Ti	v	Cr	Mn	Fc	Со	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr				
Rh	Sr	Y	Zr	Nb	Мо	Тс	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Те	I	Xe	La <sub>2</sub> O <sub>3</sub> based dielectrics are			
Cs	Ва		Ηf	Та	W	Re	Os	Ir	Pt	Au	Hg	ТΙ	Pb	Bi	Ро	At	Rn	thought to be the next generation materials,			
Fr	Ra		Rf	На	Sg	Ns	Hs	Mt										which may not need a thicker interfacial			
		La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dv	Но	Er	Tm	Yh	Lu		layer			

Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)

### Conduction band offset vs. Dielectric Constant



XPS measurement by Prof. T. Hattori, INFOS 2003

#### High-k gate insulator MOSFETs for Intel: EOT=1nm

#### EOT: Equivalent Oxide Thickness





# SiO<sub>x</sub>-IL growth at HfO<sub>2</sub>/Si Interface





#### **Phase separator**

HfO<sub>2</sub> + Si + O<sub>2</sub> HfO<sub>2</sub> + Si + 2O\* HfO<sub>2</sub> + SiO<sub>2</sub> H. Shimizu, JJAP, 44, pp. 6131 Oxygen supplied from W gate electrode D.J.Lichtenwalner, Tans. ECS 11, 319 SiO<sub>x</sub>-IL is formed after annealing Oxygen control is required for optimizing the reaction

#### Choice of High-k elements for oxide

		Ca	Indi	idat	es								( a	Gas at 1(	or I )00	iqui K	HfO <sub>2</sub> based dielectrics				
н		Un	stal	ble	at	Si i	nte	rfa	ce				Ra	adic	o act	ive	first generation materials, because of				
Li	Be	Si + $IVIO_X$ IVI + SIO <sub>2</sub> Si + $MO_X$ MSi <sub>x</sub> + SiO <sub>2</sub>											С	N	0	F	Ne	their merit in 1) band-offset, 2) dialoctric constant			
Na	Mg		Si	+ N	10 <sub>x</sub>	Μ	+ N	ISi <sub>x</sub>	O <sub>Y</sub>			AI	Si	Ρ	S	Cl	Ar	2) dielectric constant 3) thermal stability			
К	Ca	Sc	Ti	v	Cr	Mn	Fc	Со	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr				
Rh	Sr	Y	Zr	Nb	Мо	Тс	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Те	I	Xe	La <sub>2</sub> O <sub>3</sub> based dielectrics are			
Cs	Ва		Ηf	Та	W	Re	Os	Ir	Pt	Au	Hg	ТΙ	Pb	Bi	Ро	At	Rn	thought to be the next generation materials,			
Fr	Ra		Rf	На	Sg	Ns	Hs	Mt										which may not need a thicker interfacial			
		La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dv	Но	Er	Tm	Yh	Lu		layer			

Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr

R. Hauser, IEDM Short Course, 1999 Hubbard and Schlom, J Mater Res 11 2757 (1996)

# La-Silicate Reaction at La<sub>2</sub>O<sub>3</sub>/Si Direct contact high-k/Si is possible



La<sub>2</sub>O<sub>3</sub> can achieve direct contact of high-k/Si



# **Quantum Effect in Gate Stack**



- A question if the performance improvement can be obtained with EOT<0.5nm</li>
- Is EOT<0.5nm achievable?

# EOT = 0.48 nm Our results Transistor with La2O3 gate insulator



### **EOT=0.37nm** La2O3



0.48  $\rightarrow$  0.37nm Increase of Id at 30%

### $\mu_{\text{eff}}$ of W/La\_2O\_3 and W/HfO\_2 nFET on EOT



W/La<sub>2</sub>O<sub>3</sub> exhibits higher μ<sub>eff</sub> than W/HfO<sub>2</sub>
μ<sub>eff</sub> start degrades below EOT=1.4nm



### **Gate Metal Induced Defects Compensation**



64

### **Mobility Improvement with Mg Incorporation**



Recovery of  $\mu_{eff}$  mainly at low  $E_{eff}$ 



#### **New materials**

#### Just examples! Many other candidates



Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)

What is a roadmap? What is ITRS?

Roadmap: Prediction of future technologies

ITRS: International Technology Roadmap for Semiconductors made by SIA (Semiconductor Industry Association with Collaboration with Japan, Europe, Korea and Taiwan)



68

1992 -1997:NTRS (National Technology Roadmap) 1998 - : ITRS (International Technology Roadmap)



- -There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
  - 1. Nanowire/tube MOSFETs
  - 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.





Source: 2007 ITRS Winter Public Conf.

## **FinFET to Nanowire**


#### Si nanowire FET as a strong candidate 1. Compatibility with after CMOS limitation current CMOS process 2. Good controllability of I<sub>OFF</sub>

3. High drive current

**1D** ballistic



High integration

Multi quantum Channel



by the courtesy of Professor H. Iwai



#### **Increase the Number of quantum channels**



#### Maximum number of wires per 1 µm





Surrounded gate MOS



#### Increase the number of wires towards vertical dimension



## Theoretical model of SiNW FET

#### Landauer Formalism for Ballistic FET



#### Carrier Density obtained from E-k Band



#### Carrier Density obtained from Band Diagram



### IV Characteristics of Ballistic SiNW FET



#### **Small temperature dependency 35µA/wire for 4 quantum channels**

#### **Model of Carrier Scattering**

Linear Potential Approx. : Electric Field E



## **Résumé of the Compact Model**

$$\begin{split} I &= \frac{q}{\pi \hbar} \sum_{i} g_{i} \int \left[ f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D}) \right] T_{i} d\varepsilon \\ I &= \frac{q}{\pi \hbar} \sum_{i} g_{i} \int \left[ f(\varepsilon, \mu_{s}) - f(\varepsilon, \mu_{D}) \right] T_{i} d\varepsilon \\ (V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{\left| Q_{f} + Q_{b} \right|}{C_{G}} \\ (V_{G} - V_{i}) - \alpha \frac{\mu_{S} - \mu_{0}}{q} = \frac{\left| Q_{f} + Q_{b} \right|}{C_{G}} \\ (Electrostatics requirement) \\ C_{G} &= \frac{2\pi\varepsilon_{\alpha x}}{\ln\left(\frac{r + t_{\alpha x}}{r}\right)} \\ (Electrostatics requirement) \\ Q_{f} + Q_{b} &= \frac{q}{\pi} \sum_{i} g_{i} \left[ \int_{-\infty}^{\infty} \frac{dk}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \int_{-\infty}^{0} \left\{ \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{S}}{k_{B}T}\right\}} - \frac{1}{1 + \exp\left\{\frac{\varepsilon_{i}(k) - \mu_{D}}{k_{B}T}\right\}} \right\} T_{i}(\varepsilon_{i}(k)) dk \\ T(\varepsilon) &= \frac{\sqrt{2D_{0}}qE}{\left(\sqrt{B_{0} + D_{0}} + \sqrt{D_{0}}\right)qE + \sqrt{2mD_{0}}B_{0}\ln\left(\frac{qEx_{0} + \varepsilon}{\varepsilon}\right)} \\ \end{split}$$

Unknowns are  $I_{D}$ ,  $(\mu_{S}-\mu_{0})$ ,  $(\mu_{D}-\mu_{0})$ ,  $\exists J V (Q_{f}+Q_{b})$ 

## **I-V<sub>D</sub>** Characteritics (**RT**)



## Cross section of Si NW

First principal calculation, TAPP



[111]

D=1.96nm D=1.93nm D=1.94nm [001] [011]

# Si nanowire FET with 1D Transport



## Effective mass



Lighter effective masses make conductance higher

Electron	[100]	[111] >	[110]	lighter
Hole	[100]	>> [110]	[111]	

## Numbers of Quantum Channels

Quantum channels denote subband edges within 0.1 eV from CBM and VBM



#### Quantum channels increase in large wire

Quantum channel

Passage for transport



# SiNW FET Fabrication

# SiNW FET Fabrication

S/D & Fin Patterning

Sacrificial Oxidation





Oixde etch back

Backend

SiN sidewall support formation

Gate Oxidation & Poly-Si Deposition

Gate Lithography & RIE Etching

Gate Sidewall Formation

Ni SALISIDE Process (Ni 9nm / TiN 10nm)



## Fabricated SiNW FET







 $I_{on}/I_{off}$  ratio of ~10<sup>7</sup>, high  $I_{on}$  of 49.6  $\mu$ A/wire

## Effective mobility extraction



Comparison of Si NW FET being already reported with Si NW FETs in this work



??



# Output characteristics of 10x10cm<sup>2</sup> SiNW FET



### Obtained Ion with reported data



Even with large  $L_g$ , fairly nice  $I_{ON}$  have been achieved

Occupying area of Si bulk planar FET and Si NW FET. Drive current should be compared with the same width, W



## On current evaluation base on gate width



Year	half-pitch (nm), P
2010	45
2014	28
2018	18
2022	11

(based on ITRS2008update)

Numbers of wires are determined by the lithographic technology



# Performance of SiNW FET in ITRS



With device scaling in  $T_{ox}$  and  $L_g$ , SiNW FET can exceed the required performance in ITRS





# Thank you for your attention!