Roadmap for 22nm Logic CMOS and Beyond

March 5, 2009

@Bengal Engineering Science Technology

Hiroshi Iwai

Tokyo Institute of Technology


Outline

- 1. Scaling
- 2. ITRS Roadmap
- 3. Voltage Scaling/ Low Power and Leakage
- 4. SRAM Cell Scaling
- 5.Roadmap for further future as a personal view

1. Scaling

First Computer Eniac: made of huge number of vacuum tubes 1946 Big size, huge power, short life time filament

→ dreamed of replacing vacuum tube with solid-state device



Today's pocket PC made of semiconductor has much higher performance with extremely low power consumption




Downsizing of the components has been the driving force for circuit evolution

1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 μm	100 nm
10 ⁻¹ m	10 ⁻² m	10 ⁻³ m	10 ⁻⁵ m	10 ⁻⁷ m

In 100 years, the size reduced by one million times. There have been many devices from stone age. We have never experienced such a tremendous reduction of devices in human history.

Scaling Method: by R. Dennard in 1974



Downscaling merit: Beautiful!

Geometry & Supply voltage	L_g , W_g T_{ox} , V_{dd}	К	Scaling K: K=0.7 for example
Drive current in saturation	I _d	K	$I_{d} = V_{sat}W_{g}C_{o}(V_{g}-V_{th})$ $C_{o}: gate C per unit area$ $W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K=K$
I _d per unit W _g	I _d /μm	1	I_d per unit $W_g = I_d / W_g = 1$
Gate capacitance	C _g	K	$C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox}$ \longrightarrow KK/K = K
Switching speed	τ	К	$\tau = C_g V_{dd} / I_d \longrightarrow KK/K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	A _{chip}	α	α : Scaling factor \longrightarrow In the past, α >1 for most cases
Integration (# of Tr)	N	α/K^2	N $\rightarrow \alpha/K^2 = 1/K^2$, when $\alpha=1$
Power per chip	Р	α	fNCV ² /2 \longrightarrow K ⁻¹ (α K ⁻²)K (K ¹) ² = α = 1, when α =1

k = 0.7 and α =1	$k = 0.7^2 = 0.5 \text{ and } \alpha = 1$
Single MOFET	
Vdd → 0.7	Vdd → 0.5
Lg → 0.7	Lg → 0.5
$Id \rightarrow 0.7$	ld → 0.5
Cg → 0.7	Cg → 0.5
P (Power)/Clock	P (Power)/Clock
$\rightarrow 0.7^3 = 0.34$	$\rightarrow 0.5^3 = 0.125$
τ (Switching time) \rightarrow 0.7	τ (Switching time) \rightarrow 0.5
Chip	
N (# of Tr) \rightarrow 1/0.7 ² = 2	N (# of Tr) \rightarrow 1/0.5 ² = 4
f (Clock) \rightarrow 1/0.7 = 1.4	f (Clock) \rightarrow 1/0.5 = 2
P (Power) → 1	P (Power) → 1

- The concerns for limits of down-scaling have been announced for every generation.
- However, down-scaling of CMOS is still the 'royal road'* for high performance and low power.
- Effort for the down-scaling has to be continued by all means.


```
*Euclid of Alexandria (325BC?-265BC?)
```

'There is no royal road to Geometry'

Mencius (Meng-zi), China (372BC?-289BC?)

孟子: 王道, 覇道 (Rule of right or virtue vs. Rule of military)

Actual past downscaling trend until year 2000



Vd scaling insufficient, α increased \rightarrow N, Id, f, P increased significantly

- Now, power and/or heat generation are the limiting factors of the down-scaling
- Supply voltage reduction is becoming difficult, because Vth cannot be decreased any more, as described later.
- Growth rate in clock frequency and chip area becomes smaller.


2. ITRS Roadmap (for 22 nm CMOS logic)

ITRS Roadmap does change every year!

```
2008 Update2007 Edition2003 Edition2006 Update2002 Update2005 Edition2001 Edition2004 Update2000 Update
```

http://www.itrs.net/reports.html

HP, LOP, LSTP for Logic CMOS



Source: 2007 ITRS Winter Public Conf.

'XX nm CMOS Technology

Commercial Logic CMOS products

ITRS (Likely in 2008 Update)

for High Performance Logic

Starting Year		Year	Half Pitch (1 st Metal)	Physical Gate Length
2008		2007	68 nm	32 nm
		2008	59 nm	29 nm
2010?	<u></u> ←→	2009	52 nm	27 nm
		2010	45 nm	24 nm
2012?~	←	2011	40 nm	22 nm
2013?		2012	36 nm	20 nm
2014?~		2013	32 nm	18 nm
2015?	←	2014	29 nm	16 nm
	Year 2008 2010? 2012?~ 2013? 2014?~	Year 2008 2010? 2012?~ 2013? 2014?~	Year 2008 2010? 2010? 2012?~ 2013? 2013 2013 2013	Year 2008

Source: 2008 ITRS Summer Public Conf.

'XX nm' CMOS Logic Technology:


- In general, there is no common corresponding parameter with 'XX nm' in ITRS table, which stands for 'XX nm' CMOS.

Definition of the Half Pitch

Logic 1st Metal Half Pitch

DRAM ½ Pitch = DRAM Metal Pitch/2 MPU/ASIC M1 1/2 Pitch = MPU/ASIC M1 Pitch/2 Metal **Pitch** Typical DRAM/MPU/ASIC Metal Bit Line

Flash Poly Gate Half Pitch



Source: 2008 ITRS Summer Public Conf.

- 'XX nm' does not correspond to the 'Half Pitch' nor 'Physical Gate Length' of ITRS.
- -'XX nm' is now just a commercial name for CMOS Logic generation of size and its technology.
- Actual parameter values and starting years for commercial products are somewhat different from the above ITRS table, depending on semiconductor companies.
- In 22 and 16 nm technologies, physical gate lengths of high-performance logic device may be close to XX nm.


$8\mu m \rightarrow 6\mu m \rightarrow 4\mu m \rightarrow 3\mu m \rightarrow 2\mu m \rightarrow 1.2\mu m \rightarrow 0.8\mu m \rightarrow 0.5\mu m$

- Originally, 'XX' means lithography resolution.
- Thus, 'XX' was the gate length, and half pitch of lines
- 'XX' had shrunk 0.7 in 3 years in average (0.5 in 6 years) those days.
- 'XX' value deviated among companies: example:1.5μm, 1.2μm, 1μm


\rightarrow 350nm \rightarrow 250nm \rightarrow 180nm \rightarrow 130nm \rightarrow 90nm \rightarrow 65nm \rightarrow 45nm

- -'XX' values were established by NTRS* and ITRS with the term of 'Technology Node**' and 'Cycle***' using typical 'half pitch value'.
 - *NTRS: National Tech. Roadmap, **Term 'Technology Node' is not used now. ***Cycle: Period or year for which the half pitch becomes X0.71.
- The gate length of logic CMOS became smaller with one or two generations from the half pitch, and 'XX' names ahead of generations have been used for logic CMOS.
- Memory still keeps the half pitch as the value of 'XX'
- \rightarrow 32nm \rightarrow 22nm \rightarrow 16nm \rightarrow 11nm \rightarrow 8nm?? \rightarrow 5.5nm ??

Gate length of Logic CMOS became significantly smaller than lithography resolution or half-pitch using special technique such as resist aching (or trimming) method since 350 nm CMOS.




For example, Typical Half Pitches at ITRS 2007



Physical gate length in past ITRS was too aggressive.

The dissociation from commercial product prediction will be adjusted.

Physical gate length of High-Performance logic will shift by 3-5 yrs.



EOT and Xj shift backward, corresponding to Lg shift

EOT: $0.55 \text{ nm} \rightarrow 0.88 \text{ nm}$, Xj: $8 \text{ nm} \rightarrow 11 \text{ nm}$ @ 22nm CMOS


Likely in 2008 Update Correspond to 22nm

Year of Production	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016	2017	2018	2019	2020	2021	2022
2007 MPU/ASIC Lg (nr.)	25	23	20	18	16	14	13	11	10	9	8	7	6.3	5.6	5	4.5
2008 MPU/ASIC Lg (nm)	32	29	27	24	22 >	20 -	18	17	15	14.0	12.8	11.7	10.7	9.7	8.9	8.1
Shift/Interpolate Formua	2005	intrp	intrp	intrp	intrp	2009	2010	intrp	intrp	2012	intrp	intrp	intrp	intrp	intrp	intrp
EOT w/3E20 poly, bulk MPU (nm)	1.2	0.71	0.54	0.41												
EOT w/ <u>3E20 poly</u> , bulk MPU (nm)	1.3	1.2	1.2	1	0.68	0.54	0.41									
EOT w/metal gate, bulk MPU (nm)		0.9	0.75	0.65	0.55	0.50										
EOT w/ <u>metal gate</u> , bulk MPU (nm)			1.0	0.95	0.88	0.75	0.65	0.60	0.53	0.5						
					7											
Drain Ext. X _j bulk MPU (nm)	12.5	11	10	9	8	7										
Drain Ext. X _j bulk MPU (nm)	11	11	11	11	11		9	8.5	7.7	7						


non-steady trend corrected

filled in for metal gate EOT for 2009/10 based on latest conference presentations

Clock frequency does not increase aggressively anymore.




Source: Mitsuo Saito, Toshiba



Source: 2007 ITRS Winter Public Conf.

Structure and technology innovation (ITRS 2007)




Source: 2008 ITRS Summer Public Conf.

Timing of CMOS innovations shifts backward.

Bulk CMOS has longer life now!

Correspond to 22nm Logic CMOS



Source: 2008 ITRS Summer Public Conf.

Wafer size (ITRS 2007)

Correspond to 22nm

		_						_	
Year of Production	2007	2008	2009	2010	2011	2012	2013	2014	2015
MPU/ASIC Metal 1 (M1) ½ Pitch (nm)(contacted)	68	59	52	45	40	36	32	28	25
MPU Physical Gate Length (nm)	25	23	20	18	16	14	13	11	10
MPU High-Performance Total Chip Area(mm²)	310	246	195	310	246	195	310	246	195
MPU High-Performance Active Transistor Area(mm²)	31.7	25.1	20.0	31.7	25.1	20.0	31.7	25.1	20.0
General Characteristics * (99%	Chip Yield)	•			•		•		
Maximum Substrate Diameter (mm)—High-volume Production (>20K wafer starts per month)**	300	300	300	300	300	450	450	450	450

Source: ITRS 2007

Maybe delay??

ITRS2008 Low-k Roadmap Update


Correspond to 22nm Logic

		Near-term					
ITRS	Year of Production	2008	2009	2010	2011	2012	2013
2007	Interlevel metal insulator – effective dielectric constant (κ)	2.7-3.0	2.5-2.8	2.5-2.8	2.5-2.8	2.1-2.4	2.1-2.4
Opuate	Interlevel metal insulator – effective dielectric constant (κ)	2.9-3.3	2.6-2.9	2.6-2.9	2.6-2.9	2.4-2.8	2.4-2.8
ITRS 2007	Interlevel metal insulator – bulk dielectric constant (κ)	2.3-2.7	2.1-2.4	2.1-2.4	2.1-2.4	1.8-2.1	1.8-2.1
Update 2007	Interlevel metal insulator – bulk dielectric constant (κ)	2.5- <u>2.8</u>	2.3- <u>2.</u> 6	2.3 <u>-2.</u> 6	23-26	2.1. <u>2.4</u>	2.1- <u>2.4</u>

Source: 2008 ITRS Summer Public Conf.

k value increases by 0.1 ~ 0.3

Historical Transition of ITRS Low-k Roadmap




Roadmap towards 22nm technology and beyond


- Physical gate length downsizing rate will be less aggressive.
- Corresponding to the above, performance increase would slow down Clock frequency, etc.
- Introduction of innovative structures UTB SOI and DG delayed, and bulk CMOS has longer life than predicted by previous ITRS roadmaps.


3. Voltage Scaling/ Low Power and Leakage

Difficulty in Down-scaling of Supply Voltage: Vdd



Subtheshold leakage current of MOSFET





SS value:

Constant and does not become small with down-scaling

ITRS for HP logic

2005, 2007, 2008

S-D leakage

1.0E+1

1.0E+0

1.0E-1

1.0E-2

1.0E-3

2004

2007

(µA/µm)

current

Leakage

Isd-leak has to be current

2001

stay less than 1μA/μm

2005 DG


2013

Year

1999

2010





Source: ITRS and

🚣 2007 (bùlk)

<u>→</u> 2007 (UTB)

^─ 2007 (DG)

→ 2005 (bulk)

—⊶ 2008 (UTÉ)

–≎– 2005 (DG)

2019

2003 2001


1999

2008 ITRS Summer Public Conf.

2016

ITRS for HP logic

Ion/Ioff ratio




Source: ITRS and 2008 ITRS Summer Public Conf.

Year

2008 Values are from ITRS Public Conf. and still under discussion


ITRS for HP logic



ITRS for HP logic

2008 Values are from ITRS Public Conf. and still under discussion

Vth-sat / Vdd




Source: ITRS and

2008 ITRS Summer Public Conf.

SS (Subtheshold Slope) becomes worse in the following cases

1. Improper down-scaling

Ex. When T_{ox} , W_{dep} , or V_{dd} is not scaled



2. High impurity doping in channel or substrate

High impurity Conc.

 \rightarrow C_D increase


→ SS increase

 $SS = (Ln10)(kT/q)(C_{ox} + C_{D} + C_{it})/C_{ox}$

3. Enhanced Drain-Electric-field penetration through oxide

Ex. High-k, SOI,
Multi-gate (Double gate: DG)


DG and SOI often show better SS, but be careful!




Improper down-scaling

Could we squeeze technologies for ultimate CMOS scaling?

Saturation of EOT thinning is a serious roadblock to proper down-scaling.




Interfacial C **Metal gate** (Quantum eff) High-k oxd Inversion C (Quantum eff) Si



 $EOT(C_1) + EOT(C_3) > 0.5nm$ Small effect to decrease EOT(C₂) beyond 0.5nm?

EOT<0.5nm with Gain in Drive Current is Possible

La₂O₃ gate insulator




EOT scaling below 0.5nm

Still useful for larger drain current

Source: K. Kakushima, K. Okamoto, K. Tachi, P. Ahmet, K. Tsutsui, N.i Sugii, T. Hattori, and H. Iwai, IWDTF 2008, Tokyo, November, 2008

* Because Lg is very large (2.5μm), gate leakage is large in case (a). The gate leakage component was subtracted from measured data for case (a). However, if we make small gate length, the gate leakage current should become sufficiently small to be ignored compared with Id as we verified with SiO₂ gate before (Momose et al.,IEDM 1994). The gate leakage could be suppressed by modifying material and process in future.




** Estimated by Id value

Thus, in future, maybe continuous development of new techniques could make more proper downscaling possible.

It is difficult to say, but EOT and Vdd may become smaller than expected today.

SS (Subtheshold Slope) becomes worse in the following cases

1. Improper down-scaling Ex. When T_{ox} , W_{dep} , or V_{dd} is not scaled




2. High impurity doping in channel or substrate

High impurity Conc. \rightarrow C_D increase \rightarrow SS increase SS = (Ln10)(kT/q)($C_{ox}+C_D+C_{it}$)/ C_{ox}


3. Enhanced Drain-Electric-field penetration through oxide

Ex. High-k, SOI,
Multi-gate (Double gate: DG)

DG and SOI often show better SS, but be careful!



Enhanced D-Electric-field Comparison of Bulk and DG




Same parameter condition for both (2006 ITRS Bulk parameters are used for both Bulk and DG)


Lg=16nm, tox(EOT)=0.5nm, Dopant@Channel=8.1X10¹⁸cm⁻²


Source: ECS Fall Meeting, Oct 2008, Honolulu, Y. Kobayashi, A. B. Sachid, K. Tsutsui, K. Kakushima,

P. Ahmet, V. Ramgopal Rao and H. Iwai.



Depth of DIBL






44

 $\Lambda = 7.6$ nm

Enhanced D-Electric-field

Comparison of High-k and SiO₂ MOSFETs




V_{dd}will stay higher than predicted by previous ITRS roadmaps.

Solution towards Low V_{dd} Effort to reduce $I_{sd-leak}$ and increase I_{d-sat} is important

- Scaling: Proper down-scaling
 - -Introduction of Next generation high-k, S/D etc.
 - CD* variation control by lithography and etching techniques
 - * CD: Critical dimension
- Structure: Bulk → UTB-SOI → DG → Nanowire
- Variation: Proper scaling by new tech. High-k, litho. Etc.
 V_{th} adjustment by V_{sub} control
- Circuit techniques: Dynamic and local Multi-V_{dd}, etc.

Random Variability Reduction Scenario in ITRS 2007



Assumption: Random dopant fluctuation is Main source of Random Variability. Line width roughness of Lg and Wg is not considered in this

Source: 2007 ITRS Winter Public Conf.


4. SRAM cell scaling

Intel's **SRAM** test chip trend


Source: B. Krzanich, S. Natrajan, Intel Developer's Forum 2007 http://download.intel.com/pressroom/kits/events/idffall_2007/Briefing-silicon&TechManufacturing.pdf


SRAM down-scaling trend has been kept until 32nm and probably so to 22nm











Technology
Cell size
Capacity
Chip area
Functional Si

90 nm Process
1.0 μm²cell
50 Mbit
109 mm²
February '02


65 nm Process
0.57 μm²cell
70 Mbit
110 mm²
April '04

45 nm Process
0.346 μm²cell
153 Mbit
119 mm²
January '06

32 nm Process
0.182 μm²cell
291 Mbit
118 mm²
September '07

Cell size reduction trends

1/2 or 2/3 per cycle?





Functional Si

65nm Apr.2004

45nm Jan.2006

32nm Sep.2007



TSMC

Conference (IEDM)

45nm Dec.2007

32nm Dec.2007




Conference (IEDM)


32nm Dec.2007

Press release


22nm Aug.2008

NMOS Mismatch Coefficient (C_2) improvement with technology scaling







51




Mismatch improvement by layout (Intel)

"tall" design 90nm :1.0 µm²









Source: K. J. Kuhn IEDM2007 Tech. Dig. pp.471

"wide" design (Square endcaps)


45nm 0.346 µm²



Double patterning for square endcap





Cell evolution is similar




TSMC 45nm **IEDM 2007**


TSMC 32nm **IEDM 2007**






IBM Alliance 32nm **IEDM 2004**







IBM Gr. 32nm

Most Difficult part of SRAM down-scaling is Vdd down-scaling


Density of on-chip cache SRAM memory is high and thus, Vth cannot be down-scaled too much because of large Isd-leak

Also, under low Vdd, read- and write margin degrades, data retention degrade.

Thus, Vdd down-scaling is more severe in SRAM than logic part of the circuits

Intel® Xeon® 7400 Series (Dunnington)

45 nm high-k6 cores
16MB shared L3 cache



Source: Intel Developer Forum 2008

Cache occupies huge area

- → Cell size of SRAM should be minimized
- → Isd-leak should be minimized
 - → Vth are often designed to be higher than Min. logic Vth
 - → Lg are often designed to be larger than Min. logic Lg

Future Directions For Improving Vmin

- Application
- Improvement in voltage and temperature tolerance
- Package
- Separated array / logic voltage to minimize logic noise effect on SRAM
- Design
- Higher array VDD and improved on-chip supply robustness
- Increased redundancy
- Improved timings
- Cells per BL hierarchical BL structure
- Write/Read assist and sense-amp design
- Cell and Process
- Improved bit cell optimization
- NFET/PFET centering and Beta/Gamma control
- Minimize device fluctuation by limiting device-geometry scaling larger cell
- Lpoly, Weff, LER
- Leakage / defect mechanisms

Source: Harold Pilo IEDM2006 Short Course

Nehalem(Intel) 2,4 or 8 Cores

Voltage/Frequency Partitioning

DDR Vcc

Core Vcc

Uncore Vcc


Dynamic Power Management

8T SRAMCell

32kB L1 I -cache 32kB L1 D-cache 256kB L2 -cache


6T SRAMCell

8 MB L3 cache



Chip

Core



Source: Intel Developer Forum 2008

6T and 8T Cell

Cell size is small For high density use

Add separate read function


Cell size increase 30%

For low voltage use

Source: Morita et. al, Symp. on VLSI Circ. 2007


5. Roadmap for further future as a Personal View

- -There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach downscaling limit, in some year between 2020-30 (H. Iwai, IWJT2008).
- -Even After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.
- -Two candidates have emerged for R & D
 - 1. Nanowire/tube MOSFETs
 - 2. Alternative channel MOSFETs (III-V, Ge)
- Other Beyond CMOS devices are still in the cloud.



ITRS figure edited by Iwai

FinFET to Nanowire



Si nanowire FET with Semi-1D Ballistic Transport

Drain

Merit of Si-nanowire

Reduction in loff (Isd-leak)

Source: Y. Lee., T. Nagata., K. Kakushima., K. Shiraishi, and H. Iwai, IWDTF 2008, Tokyo, November, 2008

Trade off


Carrier scattering probability

Small

Large

of quantum channel

Increase in Ion (Id-sat)



3 dense nanowires
3D stacking

Good control of


Isd-leak by


source surrounding gate


High-density lateral and vertical integration

Multiple quantum channel (QC) used for conduction

Maximum number of wires per 1 µm








Our roadmap for R &D

Current Issues

Source: H. Iwai, IWJT 2008

Si Nanowire



Control of wire surface property Source Drain contact

Optimization of wire diameter

Compact I-V model

III-V & Ge Nanowire

High-k gate insulator
Wire formation technique

CNT:


Growth and integration of CNT Width and Chirality control Chirality determines conduction types: metal or semiconductor

Graphene:

Graphene formation technique Suppression of off-current

Very small bandgap or no bandgap (semi-metal)

Control of ribbon edge structure which affects bandgap



Thank you for your attention!