

# **Future of NanoCMOS after Scaling Limit**

**October 28, 2008**

**@Shenyang University of Technology**

**Hiroshi Iwai,  
Tokyo Institute of Technology**

# Tokyo Institute of Technology 東京工業大学



**Founded in 1881, Promoted to Univ. 1929**

# Tokyo Institute of Technology

## 東京工業大学


**Promoted to Univ. 1929**



Total 10,000 students: 5,000 under graduate

5,000 graduate

## International Students




| Country   | Students |
|-----------|----------|
| China     | 403      |
| S. Korea  | 130      |
| Indonesia | 64       |
| Thailand  | 55       |
| Vietnam   | 60       |
| Malaysia  | 28       |


**Total 982**

(As of May. 1, 2005)

- There were many inventions in the 20<sup>th</sup> century:
  - Airplane, Nuclear Power generation, Computer, Space aircraft, etc
- However, everything has to be controlled by electronics
- Electronics
  - Most important invention in the 20<sup>th</sup> century
- What is Electronics: To use electrons, Electronic Circuits




Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

# 4 wives of Lee De Forest

1906 Lucille Sheardown

1907 Nora Blatch

1912 Mary Mayo, singer

1930 Marie Mosquini, silent film actress



Mary




Marie



First Computer Eniac: made of huge number of vacuum tubes 19  
Big size, huge power, short life time filament

→ dreamed of replacing vacuum tube with solid-state device



Today's pocket PC  
made of  
semiconductor has  
much higher  
performance with  
extremely low power  
consumption






# History of Semiconductor devices

- 1947, 1<sup>st</sup> Point Contact Bipolar Transistor:  
Ge Semiconductor, Bardeen, Brattin  
→ Nobel Prize
- 1948, 1<sup>st</sup> Junction Bipolar Transistor,  
Ge Semiconductor, Schokley  
→ Nobel Prize
- 1958, 1<sup>st</sup> Integrated Circuits,  
Ge Semiconductor, J.Kilby → Nobel Prize
- 1959, 1<sup>st</sup> Planar Integrated Circuits,  
Noice
- 1960, 1<sup>st</sup> MOS Transistor, Kahng,  
Si Semiconductor
- 1963, 1<sup>st</sup> CMOS Circuits, C.T. Sah and F. Wanlass


# History of Electronic Devices



# J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT



Filed March 28, 1928



## J.E.LILIENFELD



# Capacitor structure with notch



Gate Electrode  
Poly Si

Gate Insulator  
SiO<sub>2</sub>

Substrate  
Si

**MOSFET:** Metal Oxide Semiconductor  
Field Effect Transistor

**Use Gate Field Effect for  
switching**

Gate Electrode  
Poly-crystal Si

Gate Insulator  
SiO<sub>2</sub>

Source

n-Si



n-Si



Drain

Channel

N-MOS (N-type  
MOSFET)

Si  
Substrat



e




0 bias for gate

Positive bias for gate

Surface Potential (Negative direction)






However, no one could realize  
MOSFET operation for more than 30  
years.  
Because of very bad interface property  
between the semiconductor and gate  
insulator

Even Shockley!



Very bad interface property between the semiconductor and gate insulator



Drain Current was several orders of magnitude smaller than expected


Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles.

This is the 1<sup>st</sup> Transistor:

**Not Field Effect Transistor,  
But Bipolar Transistor (another mechanism)**

## 1947: 1<sup>st</sup> transistor



**Bipolar using Ge**

J. Bardeen

W. Bratten,




W. Shockley

## 1958: 1st Integrated Circuit



Jack S. Kilby

Connect 2 bipolar transistors in the  
Same substrate by bonding wire.



**1960:** First MOSFET  
by D. Kahng and M. Atalla


## Top View




**Si/SiO<sub>2</sub> Interface is  
extraordinarily good**

# 1970,71: 1st generation of LSIs

**DRAM Intel 1103**



**MPU Intel 4004**



MOS LSI experienced continuous progress for many years

|       | Name of Integrated Circuits          | Number of Transistors |
|-------|--------------------------------------|-----------------------|
| 1960s | IC (Integrated Circuits)             | ~                     |
| 1970s | LSI (Large Scale Integrated Circuit) | ~1,0                  |
| 1980s | VLSI (Very Large Scale IC)           | ~10,0                 |
| 1990s | ULSI (Ultra Large Scale IC)          | ~1,000,0              |
| 2000s | ?LSI (? Large Scale IC)              | ~1000,000             |

Gate Electrode  
Poly Si

Gate Insulator  
SiO<sub>2</sub>

Substrate  
Si

**MOSFET:** Metal Oxide Semiconductor  
Field Effect Transistor

**Use Gate Field Effect for  
switching**

Gate Electrode  
Poly Si

Gate Insulator  
SiO<sub>2</sub>

Source

n-Si



n-Si

Drain

p-Si



Si

Channel


N-MOS (N-type  
MOSFET)

Substrat


e








# n-MOSFET




# p-MOSFET




# CMOS


Complimentary MOS



When NMOS is ON, PMOS is OFF



When PMOS is ON, NMOS is OFF







Inverter

Input




# Oscillator








# Latch (Memory)




CMOS: Low Power: No DC current from Power supply to the ground



1 cycle

$$P = \frac{1}{2} CV_D^2$$



Clock frequency  $f$

$$P = \frac{1}{2} fCV_D^2$$


# 2 input NAND Circuit

AND

|         |   |   |   |   |
|---------|---|---|---|---|
| Input 1 | 1 | 1 | 0 | 0 |
| Input 2 | 1 | 0 | 1 | 0 |
| Output  | 1 | 0 | 0 | 0 |

NAND = NOT · AND

|         |   |   |   |   |
|---------|---|---|---|---|
| Input 1 | 1 | 1 | 0 | 0 |
| Input 2 | 1 | 0 | 1 | 0 |
| Output  | 0 | 1 | 1 | 1 |



Needless to say, but....

CMOS Technology:

Indispensable for our human society

All the human activities are controlled by CMOS

living, production, financing, telecommunication,  
transportation, medical care, education,  
entertainment, etc.


Without CMOS:

There is no computer in banks, and  
world economical activities immediately stop.

Cellarer phone dose not exists

# Downsizing of the components has been the driving force for circuit

## evolution



| 1900              | 1950              | 1960              | 1970              | 2000              |
|-------------------|-------------------|-------------------|-------------------|-------------------|
| Vacuum Tube       | Transistor        | IC                | LSI               | ULSI              |
| 10 cm             | cm                | mm                | 10 $\mu\text{m}$  | 100 nm            |
| $10^{-1}\text{m}$ | $10^{-2}\text{m}$ | $10^{-3}\text{m}$ | $10^{-5}\text{m}$ | $10^{-7}\text{m}$ |

In 100 years, the size reduced by one million times. There have been many devices from stone age. **We have never experienced such a tremendous reduction of devices in human history.**

## Downsizing

### 1. Reduce Capacitance

→ Reduce switching time of MOSFETs

→ Increase clock frequency

→ Increase circuit operation speed

### 2. Increase number of Transistors

→ Parallel processing

→ Increase circuit operation speed

---

Downsizing contribute to the performance increase in double ways → 一石二鳥

**Thus, downsizing of Si devices is the most important and critical issue**

**Many people wanted to say about the limit.**

**Past predictions were not correct!!**

| Period       | Expected limit(size) | Cause                             |
|--------------|----------------------|-----------------------------------|
| Late 1970's  | 1 $\mu$ m:           | SCE                               |
| Early 1980's | 0.5 $\mu$ m:         | S/D resistance                    |
| Early 1980's | 0.25 $\mu$ m:        | Direct-tunneling of gate SiC      |
| Late 1980's  | 0.1 $\mu$ m:         | '0.1 $\mu$ m brick wall'(various) |
| 2000         | 50nm:                | 'Red brick wall' (various)        |
| 2000         | 10nm:                | Fundamental?                      |

Historically, many predictions of the limit of

downsizing

**VLSI text book written 1979 predict that 0.25 micro-meter would be the limit because of direct-tunneling current through the very thin-gate oxide.**

# INTRODUCTION TO **VLSI** SYSTEMS

CARVER MEAD • LYNN CONWAY







C. Mead



L. Conway

# VLSI textbook


**Finally, there appears to be a fundamental limit <sup>10</sup> of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide .....**  
**begin to make the devices of smaller dimension unworkable.**

# Direct-tunneling effect

Gate Electrode      Gate Oxide      Si Substrate  
**Potential Barrier**



**Direct tunneling leakage current start to flow when the thickness is 3 nm.**



**Direct tunneling leakage w found to be OK! In 1994!**





MOSFETs with 1.5 nm gate oxide


$L_g = 10 \mu\text{m}$

$L_g = 5 \mu\text{m}$

$L_g = 1.0 \mu\text{m}$

$L_g = 0.1 \mu\text{m}$






Gate leakage:  $I_g \propto \text{Gate Area} \propto \text{Gate length (L}_g)$

Drain current:  $I_d \propto 1/\text{Gate length (L}_g)$

$L_g \rightarrow \text{small,}$

Then,  $I_g \rightarrow \text{small, } I_d \rightarrow \text{large,}$  Thus,  $I_g/I_d \rightarrow \text{very small}$

$I_d$   
→



**Do not believe a text book statement, blindly!**

**Never Give Up!**

**No one knows future!**



**There would be a solution!**

**Think, Think, and Think!**


**Or, Wait the time!**

**Some one will think for you**


# Transistor Scaling Continues



# Downsizing limit?




# Channel length?






# 5 nm gate length CMOS

Is a Real Nano Device!!





*Length of 18 Si atoms*




H. Wakabayashi  
et.al, NEC

IEDM, 2003




Electron  
wave  
length

**10 nm**




Tunneling  
distance

**3 nm**



Atom  
distance


**0.3 nm**



Downsizing limit!

Channel length


Gate oxide thickness



**Prediction now!**


Electron  
wave  
length

**10 nm**




Tunneling  
distance

**3 nm**



Atom  
distance

**0.3 nm**



MOSFET operation


**$L_g = 2 \sim 1.5 \text{ nm?}$**

**Below this,  
no one knows future!**

Maybe, practical limit around 5 nm.


When Gate length Smaller,

→ Subthreshold Leakage Current Larger



We have to reduce the  
Supply voltage.


Then  $V_{th}$  should be lowered.



**Prediction now!**


Electron  
wave  
length

**10 nm**




Tunneling  
distance

**3 nm**



Atom  
distance

**0.3 nm**




**Practical limit  
for integration  
 $L_g = 5 \text{ nm?}$**

**MOSFET operation  
 $L_g = 2 \sim 1.5 \text{ nm?}$**


**Below this,  
no one knows future!**

# Ultimate limitation



# 0.8 nm Gate Oxide Thickness MOSFETs operate

***0.8 nm: Distance of 3 Si atoms!!***



- 1.2nm physical SiO<sub>2</sub> in production (90nm logic node)
- 0.8nm physical SiO<sub>2</sub> in research transistors

By Robert Chau, IWGI<sup>56</sup> 200




So, we are now in the limitation  
of downsizing?

Do you believe this or do not?

# There is a solution! **K: Dielectric Constant** To use high-k dielectrics



---



However, very difficult and big challenge!

Remember MOSFET had not been realized without  $\text{Si/SiO}_2$ !

# Historical Trend of New Material for Gate Stack



## Choice of High-k elements for oxide

|  | Candidates <span style="background-color: #e0ffff; padding: 2px;"> </span>                             |   | Gas or liquid<br>at 1000 K | Radio active |    |
|--|--|---|----------------------------|--------------|----|
| H  | Unstable at Si interface   |   |                            |              | He |
| Li B   | Si + MO <sub>x</sub> M + SiO <sub>2</sub>  |   |                            |              |    |
| Na Mg  | Si + MO <sub>x</sub> MSi <sub>x</sub> + SiO <sub>2</sub>   |   | B C N O F Ne               |              |    |
| K Ca Sc  | Si + MO <sub>x</sub> M + MSi <sub>x</sub> O <sub>y</sub>   |   | Al Si                      | P S Cl Ar    |    |
| Rh Sr Y Zr   |  | Ti V Cr Mn Fc Co Ni Cu Zn Ga Ge As Se Br Kr |                            |              |    |
| Cs Ba <span style="border: 2px solid red; padding: 2px;">Hf</span> |  | Nb Mo Tc Ru Rb Pd Ag Cd In Sn Sb Te I Xe    |                            |              |    |
| Fr Ra Rf Ha Sg Ns Hs Mt  |  |   |                            |              |    |
|  | <span style="border: 2px solid red; padding: 2px;">La</span> Ce Pr Nd Pm Sm Eu Gd Tb Dy Ho Er Tm Yb Lu |   |                            |              |    |
|  | Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr  |   |                            |              |    |

HfO<sub>2</sub> based dielectrics are selected as the first generation materials, because of their merit in


- 1) band-offset,
- 2) dielectric constant
- 3) thermal stability

La<sub>2</sub>O<sub>3</sub> based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer

R. Hauser, IEDM Short Course, 1999  
Hubbard and Schlom, J Mater Res 11 2757 (1996)

# Conduction band offset vs. Dielectric Constant

## Leakage Current by Tunneling



*XPS measurement by Prof. T. Hattori, INFOS 2003*

Intel's announcement, January 26, 2007, and IEDM Dec 2007

Hafnium-based high-k material by ALD: EOT= 1nm

Specific gate metals ( Intel's trade secret)

Different Metals for NMOS and PMOS

Use of 193nm dry lithography

From 65 nm to 45 nm Tech.

Tr density: 2 times increase

Tr switching power: 30% reduction

Tr switching speed: 20% improvement

S-D leakage power: 5 times reduction





Gate oxide leakage: 10 times reduction

45nm processors (Core™2 family processors "Penryn") running  
Windows\* Vista\*, Linux\* etc.

45nm production in the second half of 2007

# High-k gate insulator MOSFETs for Intel: EOT=1nm

EOT: Equivalent Oxide Thickness



# History and future of Transistor

Shrinking, Shrinking, and Shrinking!

and then, Shrinking, Shrinking, and Shrinking!

$C, V \propto L$  C: Capacitance V: Voltage


Switching speed  $CV/I$  → Decrease

Power consumption  $CV^2/2$  → Decrease

Integration density:  $1/L^2$  → Increase

|                    | 1970      | 2007  |
|--------------------|-----------|-------|
| Gate length        | 10,000 nm | 25 nm |
| Gate Oxd Thickness | 100 nm    | 1 nm  |





## Choice of High-k elements for oxide

|            | Candidates <span style="background-color: #e0ffff; padding: 2px;"> </span> |   | Gas or liquid<br>at 1000 K | Radio active |    |
|------------|--|---|----------------------------|--------------|----|
| H          | Unstable at Si interface   |   |                            |              | He |
| Li B       | Si + MO <sub>x</sub> M + SiO <sub>2</sub>                                  |   |                            |              |    |
| Na Mg      | Si + MO <sub>x</sub> MSi <sub>x</sub> + SiO <sub>2</sub>                   |   | B C N O F Ne               |              |    |
| K Ca Sc    | Si + MO <sub>x</sub> M + MSi <sub>x</sub> O <sub>y</sub>                   |   | Al Si                      | P S Cl Ar    |    |
| Rh Sr Y Zr |  | Ti V Cr Mn Fc Co Ni Cu Zn Ga Ge As Se Br Kr |                            |              |    |
| Cs Ba      | Hf   | Nb Mo Tc Ru Rb Pd Ag Cd In Sn Sb Te I Xe    |                            |              |    |
| Fr Ra      |  | Rf Ha Sg Ns Hs Mt                           |                            |              |    |
|            | La Ce Pr Nd  | Pm Sm Eu Gd Tb Dy Ho Er Tm Yb Lu            |                            |              |    |
|            |  | Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr |                            |              |    |


HfO<sub>2</sub> based dielectrics are selected as the first generation materials, because of their merit in

- 1) band-offset,
- 2) dielectric constant
- 3) thermal stability

La<sub>2</sub>O<sub>3</sub> based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer


R. Hauser, IEDM Short Course, 1999  
Hubbard and Schlom, J Mater Res 11 2757 (1996)

# Gate Leakage vs EOT, ( $V_g=|1|V$ )



EOT = 0.48 nm      Our results

Transistor with La<sub>2</sub>O<sub>3</sub> gate insulator




# EOT=0.37nm

## La2O3

EOT=0.37nm

EOT=0.40nm


EOT=0.48nm




0.48  $\rightarrow$  0.37nm Increase of  $I_d$  at 30%

**New material research will give us many future possibilities and the most important**


**for Nano-CMOS!  
Not only for high-k!**



# 6 μm NMOS LSI in 1974




magnification  
↓



| <u>Layers</u>   | <u>Materials</u>    | <u>Atoms</u> |
|-----------------|---------------------|--------------|
| 1. Si substrate | 1. Si               | 1. Si        |
| 2. Field oxide  | 2. SiO <sub>2</sub> | 2. O         |
| 3. Gate oxide   | 3. BPSG             | 3. P         |
| 4. Poly Si      | 4. Al               | 4. B         |
| 5. S/D          | 5. PSG              | 5. Al        |
| 6. Interlayer   |                     | (H, N, Cl)   |
| 7. Aluminum     |                     |              |
| 8. Passivation  |                     |              |

# New materials

Just examples!  
Many other candidates




Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)



# Memory area will increase



Due to design productivity, yield, and power

# Now: After 45 Years from the 1st single MOSFE

*32 Gb and 16Gb NAND,  
SAMSUNG*



## Samsung's NAND flash trend

| Capacity<br>Production | Node  | 1 <sup>st</sup> Fabrication |      |
|------------------------|-------|-----------------------------|------|
| 512Mbit                | 120nm | 2000                        | 2001 |
| 1Gbit                  | 100nm | 2001                        | 2002 |
| 2Gbit                  | 90nm  | 2002                        | 2003 |
| 4Gbit                  | 70nm  | 2003                        | 2004 |
| 8Gbit                  | 60nm  | 2004                        | 2005 |
| 16Gbit                 | 50nm  | 2005                        | 2006 |

**32Gbit                      40nm**

**256Gbit   20nm**

**Even Tbit would be possible in future!**

Already 32 Gbit:

larger than that of world population  
comparable for the numbers of neurons  
in human brain


Samsung announced 256 Gbit will be produced in 2010.

Only 4 years from now.

256Gbit: larger than those of # of stars in galaxies



# More Moore and More than Moore



Question what is the other side of the cloud?

ITRS 2005 Edition

[http://strj-jeita.elisasp.net/pdf\\_ws\\_2005nendo/9A\\_WS2005IRC\\_Ishiuchi.pdf](http://strj-jeita.elisasp.net/pdf_ws_2005nendo/9A_WS2005IRC_Ishiuchi.pdf)

We could keep the Moore's law after 2020  
Without downswing the gate length

What is Moore's law.

→ to increase the number (#) of Tr. In a chip




Now, # of Tr. in a chip is limited by power.

→ key issue is to reduce the power.

→ to reduce the supply voltage is still effective

To develop devices with sufficiently high drain current under low supply voltage is important.

# FinFET to Nanowire



**Channel conductance is well controlled by Gate even at L=5nm**

Selection of MOSFET structure for high conduction:  
Nano-wire or Nano-tube FETs is promising

3 methods to realize High-conduction at Low voltage

M1 . Use 1D ballistic conduction

M2 . Increase number of quantum channel

M3 . Increase the number of wire or tube per area  
3D integration of wire and tubes

For suppression of  $I_{off}$ , the Nanowire/tube is also good.



1D conduction per one quantum channel:

$$G = 2e^2/h = 77.8 \mu\text{S/wire or tube}$$


regardless of gate length and channel material

That is  $77.8 \mu\text{A/wire}$  at 1V supply

This an extremely high value


However, already  $20\text{mA/wire}$  was obtained experimentally  
by Samsung

# Off Current




# Increase the Number of quantum channels

By Prof. Shiraishi of Tsukuba univ.




Energy band of Bulk Si







Energy band of 3 x 3 Si wire

# Maximum number of wires per 1 $\mu\text{m}$

Front gate type MOS 165 wires /  $\mu\text{m}$





Surrounded gate type MOS 33 wires /  $\mu\text{m}$





Surrounded gate MOS


# Increase the number of wires towards vertical dimension



# Our new roadmap









Ultra small volume  
Small number of neuron cells  
Extremely low power

Real time image processing  
(Artificial) Intelligence  
3D flight control

Mosquito



**System and Algorithm becomes more important !**

**But do not know how?**

Dragonfly is further high performance





Thank you  
for your attention!