# Technology Scaling and Roadmap for 22nm CMOS logic and beyond

October 27, 2008

@Dalian University of Technology

Hiroshi Iwai

Tokyo Institute of Technology



#### Founded in 1881, Promoted to Univ. 1929

#### Tokyo Institute of Technology 東京工業大学

#### **Promoted to Univ. 1929**



#### Total 10,000 students: 5,000 under graduate 5,000 graduate International Students



## Outline

- 1. Scaling
- 2. ITRS Roadmap
- 3. Voltage Scaling/ Low Power and Leakage
- 4. SRAM Cell Scaling
- 5.Roadmap for further future as a personal view

# 1. Scaling

#### **Scaling Method: by R. Dennard in 1974**



#### Downscaling merit: Beautiful!

Geometry & Supply voltage	L <sub>g</sub> , W <sub>g</sub> T <sub>ox,</sub> V <sub>dd</sub>	К	Scaling K : K=0.7 for example
Drive current in saturation	I <sub>d</sub>	K	$I_{d} = v_{sat}W_{g}C_{o}(V_{g}-V_{th}) \qquad C_{o}: \text{ gate C per unit area}$ $\longrightarrow W_{g}(t_{ox}^{-1})(V_{g}-V_{th}) = W_{g}t_{ox}^{-1}(V_{g}-V_{th}) = KK^{-1}K = K$
I <sub>d</sub> per unit W <sub>g</sub>	Ι <sub>d</sub> /μm	1	$I_d$ per unit $W_g = I_d / W_g = 1$
Gate capacitance	Cg	к	$C_g = \varepsilon_o \varepsilon_{ox} L_g W_g / t_{ox} \rightarrow KK / K = K$
Switching speed	τ	K	$\tau = C_g V_{dd} / I_d \longrightarrow KK / K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	$A_{chip}$	α	$\alpha$ : Scaling factor $\rightarrow$ In the past, $\alpha > 1$ for most cases
Integration (# of Tr)	Ν	$\alpha/K^2$	N $\rightarrow \alpha/K^2 = 1/K^2$ , when $\alpha=1$
Power per chip	Ρ	α	fNCV <sup>2</sup> /2 $\rightarrow$ K <sup>-1</sup> ( $\alpha$ K <sup>-2</sup> )K (K <sup>1</sup> ) <sup>2</sup> = $\alpha$ = 1, when $\alpha$ =1

k= 0.7 and $\alpha$ =1	k= 0.7 <sup>2</sup> =0.5 and $\alpha$ =1			
Single MOFET				
$Vdd \rightarrow 0.7$	$Vdd \rightarrow 0.5$			
Lg $\rightarrow 0.7$	$Lg \rightarrow 0.5$			
$Id \rightarrow 0.7$	Id $\rightarrow 0.5$			
$Cg \rightarrow 0.7$	$Cg \rightarrow 0.5$			
P (Power)/Clock	P (Power)/Clock			
$\rightarrow 0.7^3 = 0.34$	→ 0.5 <sup>3</sup> = 0.125			
$\tau$ (Switching time) $\rightarrow$ 0.7	$\tau$ (Switching time) $\rightarrow$ 0.5			
Chip				
N (# of Tr) $\rightarrow$ 1/0.7 <sup>2</sup> = 2	N (# of Tr) $\rightarrow$ 1/0.5 <sup>2</sup> = 4			
f (Clock) $\rightarrow$ 1/0.7 = 1.4	f (Clock) $\rightarrow$ 1/0.5 = 2			
P (Power) → 1	P (Power) → 1			

- The concerns for limits of down-scaling have been announced for every generation.
- However, down-scaling of CMOS is still the 'royal road'\* for high performance and low power.
- Effort for the down-scaling has to be continued by all means.

\*Euclid of Alexandria (325BC?-265BC?) 'There is no royal road to Geometry' Mencius (Meng-zi), China (372BC?-289BC?) 孟子: 王道, 覇道 (Rule of right vs. Rule of military)



- Now, power and/or heat generation are the limiting factors of the down-scaling
- Supply voltage reduction is becoming difficult, because Vth cannot be decreased any more, as described later.
- Growth rate in clock frequency and chip area becomes smaller.

## 2. ITRS Roadmap (for 22 nm CMOS logic)

#### ITRS Roadmap does change every year!

2007 Edition2003 Edition2006 Update2002 Update2005 Edition2001 Edition2004 Update2000 Update

http://www.itrs.net/reports.html

The current latest version: ITRS 2007 Edition

ITRS 2008 Update will be published on the web at the end of Dec 2008 or Jan. 2009



#### What does '22 nm' mean in 22 nm CMOS Logic?

#### **'XX nm CMOS Technology**

Commercial Logic CMOS products

#### ITRS (Likely in 2008 Update)

for High Performance Logic

Technology name	Starting Year		Year	Half Pitch (1 <sup>st</sup> Metal)	Physical Gate Length
45 nm	2007	$\longrightarrow$	2007	68 nm	32 nm
	2001		2008	59 nm	29 nm
32 nm	2009?	$\longrightarrow$	2009	52 nm	27 nm
			2010	45 nm	24 nm
22 nm	2011?~	← →	2011	40 nm	22 nm
	2012?		<u>2012</u>	36 nm	20 nm
16 nm	2013?~		2013	32 nm	18 nm
	2014?		2014	29 nm	16 nm

Source: 2008 ITRS Summer Public Conf.

'XX nm' CMOS Logic Technology:

- In general, there is no common corresponding parameter with 'XX nm' in ITRS table, which stands for 'XX nm' CMOS.

#### **Definition of the Half Pitch**

Logic 1<sup>st</sup> Metal Half Pitch



Source: 2008 ITRS Summer Public Conf.

#### What does '22 nm' mean in 22 nm CMOS Logic?

#### $8\mu m \rightarrow 6\mu m \rightarrow 4\mu m \rightarrow 3\mu m \rightarrow 2\mu m \rightarrow 1.2\mu m \rightarrow 0.8\mu m \rightarrow 0.5\mu m$

- Originally, 'XX' means lithography resolution.
- Thus, 'XX' was the gate length, and half pitch of lines
- 'XX' had shrunk 0.7 in 3 years in average (0.5 in 6 years) those days.
- 'XX' value deviated among companies: example: **1.5** $\mu$ m, **1.2** $\mu$ m, **1** $\mu$ m
- → 350nm → 250nm → 180nm → 130nm → 90nm → 65nm → 45nm
- -'XX' values were established by NTRS\* and ITRS with the term of 'Technology Node\*\*' and 'Cycle\*\*\*' using typical 'half pitch value'. \*NTRS: National Tech. Roadmap, \*\*Term 'Technology Node' is not used now. \*\*\*Cycle: Period or year for which the half pitch becomes X0.71.
- The gate length of logic CMOS became smaller with one or two generations from the half pitch, and 'XX' names ahead of generations have been used for logic CMOS.
- Memory still keeps the half pitch as the value of 'XX'

 $\rightarrow$  32nm  $\rightarrow$  22nm  $\rightarrow$  16nm  $\rightarrow$  11nm  $\rightarrow$  8nm??  $\rightarrow$  5.5nm ??



## For example, Typical Half Pitches at ITRS 2007

#### Physical gate length in past ITRS was too aggressive.

The dissociation from commercial product prediction will be adjusted.

#### Physical gate length of High-Performance logic will shift by 3-5 yrs.



#### EOT and Xj shift backward, corresponding to Lg shift

#### EOT: 0.55 nm $\rightarrow$ 0.88 nm, Xj: 8 nm $\rightarrow$ 11 nm @ 22nm CMOS

**Correspond to 22nm** Source: 2008/ ITRS Summer Public Conf. Likely in 2008 Update 2008 Year of Production 2007 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2007 MPU/ASIC Lg (nr 25 7 5.6 23 20 18 16 14 13 11 10 9 8 6.3 5 4.5 2008 MPU/ASIC Lg (nm) 32 24 22 20 18 15 29 27 17 14.0 12.8 9.7 8.9 8.1 11.7 10.7 2005 2009 2010 2012 Shift/Interpolate Formua intro intro intro intro intro intro intro intrp intro intro intro intro EOT w/3E20 poly, bulk 1.2 0.54 0.71 0.41 MPU (nm) EOT w/3E20 poly, bulk 1.3 1.2 1.2 1 Likely in 2008 Update MPU (nm) 0.55 EOT w/metal gate, bulk 0.9 0.75 0.65 0.50 MPU (nm) EOT w/metal gate, bulk 0.75 1.0 0.95 0.88 Likely in 2008 Update MPU (nm) Drain Ext. X; bulk MPU (nm) 9 12.5 11 10 8 Drain Ext. X; bulk MPU (nm) 11 11 11 11 9 8.5 7.7 7 11 Likely in 2008 Update filled in for metal gate EOT for 2009/10 non-steady trend based on latest conference presentations corrected



#### **<u>Clock frequency does not increase aggressively anymore.</u>**

Source: Mitsuo Saito, Toshiba



Source: 2007 ITRS Winter Public Conf.

Structure and technology innovation (ITRS 2007)



Source: 2008 ITRS Summer Public Conf.

Technology innovation described in ITRS 2007



Source: 2007 ITRS Winter Public Conf.

Timing of CMOS innovations shifts backward.

#### Bulk CMOS has longer life now!



Source: 2008 ITRS Summer Public Conf.

#### Historical Transition of ITRS Low-k Roadmap



#### Roadmap towards 22nm technology and beyond

- Physical gate length downsizing rate will be less aggressive.
- Corresponding to the above, performance increase would slow down Clock frequency, etc.
- Introduction of innovative structures UTB SOI and DG delayed, and bulk CMOS has longer life than predicted by previous ITRS roadmaps.

# 3. Voltage Scaling/ Low Power and Leakage

#### Difficulty in Down-scaling of Supply Voltage: Vdd



#### Subtheshold leakage current of MOSFET





Constant and does not become small with down-scaling

#### **ITRS for HP logic**



SS (Subtheshold Slope) becomes worse in the following cases

1. Improper down-scaling

Ex. When  $T_{ox}$ ,  $W_{dep}$ , or  $V_{dd}$  is not scaled

2. High impurity doping in channel or substrate

High impurity Conc.  $\rightarrow C_{D}$  increase  $\rightarrow SS$  increase  $SS = (Ln10)(kT/q)(C_{ox}+C_{D}+C_{it})/C_{ox}$ 

- 3. Enhanced Drain-Electric-field penetration through oxide
  - Ex. High-k, SOI,

Multi-gate (Double gate: DG)

DG and SOI often show better SS, but be careful!







#### **Comparison of High-k and SiO<sub>2</sub> MOSFETs**



V<sub>dd</sub>will stay higher than predicted by previous ITRS roadmaps.

Solution towards Low  $V_{dd}$  Effort to reduce  $I_{sd-leak}$  and increase  $I_{d-sat}$  is important

- Scaling: Proper down-scaling

-Introduction of Next generation high-k, S/D etc.

- CD\* variation control by lithography and etching techniques

\* CD: Critical dimension

- Structure: Bulk  $\rightarrow$  UTB-SOI  $\rightarrow$  DG  $\rightarrow$  Nanowire
- Variation: Proper scaling by new tech. High-k, litho. Etc.  $V_{\rm th}$  adjustment by  $V_{\rm sub}$  control
- Circuit techniques: Dynamic and local Multi-V<sub>dd</sub>, etc.

Another concern for Low  $V_{dd}\,$  besides  $I_{sd\text{-leak}}\,$  increase

 $\rightarrow$  Huge power loss for voltage conversion to such low V<sub>dd</sub>

### 4. SRAM cell scaling

#### Intel's SRAM test chip trend

Source: B. Krzanich, S. Natrajan, Intel Developer's Forum 2007 http://download.intel.com/pressroom/kits/events/idffall\_2007/Briefing Silicon&TechManufacturing.pdf SRAM down-scaling trend has been kept until 32nm and probably so to 22nm



#### 22 nm technology 6T SRAM Cell: Size = $0.1 \mu m$

Source: <u>http://www-03.ibm.com/press/us/en/</u> pressrelease/24942.wss

Announced on Aug 18, 2008

Consortium: IBM (NYSE), AMD, Freescale, STMicroelectronics, Toshiba and the College of Nanoscale Science and Engineering (CNSE)

# 0.1 $\mu$ m cell size is almost on the down-scaling trend

#### New technologies introduced

- High-NA immersion lithography
- High-K metal gate stacks
- 25 nm gate lengths
- Thin composite oxide-nitride spacers
- Advanced activation techniques
- Extremely thin silicide
- Damascene copper contacts

#### Static noise margin of 220 mV at 0.9 V



Source: IEDM2008 Pre-conference Publicity http://www.btbmarketing.com/iedm/







Source: K. J. Kuhn IEDM2007 Tech. Dig. pp.471

> "wide" design (Square endcaps)

> > $45 nm \ 0.346 \ \mu m^2$





Most Difficult part of SRAM down-scaling is Vdd down-scaling

Density of on-chip cache SRAM memory is high and thus, Vth cannot be down-scaled too much because of large Isd-leak

Also, under low Vdd, read- and write margin degrades, data retention degrade.

Thus, Vdd down-scaling is more severe in SRAM than logic part of the circuits

#### Intel® Xeon® 7400 Series (Dunnington)

Source: Intel Developer Forum 2008

45 nm high-k6 cores 16MB shared L3 cache



Cache occupies huge area

- → Cell size of SRAM should be minimized
- $\rightarrow$  Isd-leak should be minimized
  - $\rightarrow$  Vth are often designed to be higher than logic Vth
  - $\rightarrow$  Lg are often designed to be larger than logic Lg

#### Nehalem(Intel) 2,4 or 8 Cores



Core Qu Core Shared L3 Cache L2 Cache & Interrupt Servicing L1 Data Cache Memory Ordering & Execution Paging **Branch Prediction** Instruction Decode & Microcode Instruction Fetch & L1 Cache

Source: Intel Developer Forum 2008

#### Chip

Core

5. Roadmap for further future as a Personal View





#### EOT<0.5nm with Gain in Drive Current is Possible

 $La_2O_3$  gate insulator



**\*** Because Lg is very large (2.5 $\mu$ m), gate leakage is large in case (a). The gate leakage component was subtracted from measured data for case (a). However, if we make small gate length, the gate leakage current should become sufficiently small to be ignored compared with Id as we verified with SiO<sub>2</sub> gate before (Momose et al., IEDM 1994). The gate leakage could be suppressed by modifying material and process in future.

V<sub>d</sub>=50mV

0.8

0.4

Gate voltage (V)

0

1.2

0.0

-0.4

Thus, in future, maybe continuous development of new techniques could make more proper downscaling possible.

It is difficult to say, but EOT and Vdd may become smaller than expected today.

Personal view:

- There will be still 4~6 cycles (or technology generations) left until we reach 11 ~ 5.5 nm technologies, at which we will reach down-scaling limit, in some year between 2020-30.
- Effort and passion to pursue the down-scaling until then are important.
- Probably, still CMOS and Si. Maybe, Ge, III-V, C



After reaching the down-scaling limit, we could still continue R & D, seeking sufficiently higher Id-sat under low Vdd.

Two candidates have emerged for R & D for the above.

- 1. Nanowire/tube MOSFETs
- 2. Alternative channel MOSFETs (III-V, Ge)

Other Beyond CMOS devices are still in the cloud.

#### Our new roadmap Source: H. Iwai, IWJT 2008



# Thank you for your attention!