


# **Future of NanoCMOS after Scaling Limit**

**September 8, 2008**


**@Auditorio Marino Troncoso  
Pontificia Universidad Javeriana,  
Bogota, Columbia**

**Hiroshi Iwai,  
Tokyo Institute of Technology**

- There were many inventions in the 20<sup>th</sup> century:
  - Airplane, Nuclear Power generation, Computer, Space aircraft, etc
- However, everything has to be controlled by electronics
- Electronics
  - Most important invention in the 20<sup>th</sup> century
- What is Electronics: To use electrons, Electronic Circuits




Lee De Forest



Electronic Circuits started by the invention of vacuum tube (Triode) in 1906

Thermal electrons from cathode controlled by grid bias



Same mechanism as that of transistor

# 4 wives of Lee De Forest

1906 Lucille Sheardown

1907 Nora Blatch

1912 Mary Mayo, singer

1930 Marie Mosquini, silent film actress



Mary




Marie



First Computer Eniac: made of huge number of vacuum tubes 19  
Big size, huge power, short life time filament

→ dreamed of replacing vacuum tube with solid-state device




Today's pocket PC  
made of  
semiconductor has  
much higher  
performance with  
extremely low power  
consumption



# History of Semiconductor devices

- 1947, 1<sup>st</sup> Point Contact Bipolar Transistor:  
Ge Semiconductor, Bardeen, Brattin  
→ Nobel Prize
- 1948, 1<sup>st</sup> Junction Bipolar Transistor,  
Ge Semiconductor, Schokley  
→ Nobel Prize
- 1958, 1<sup>st</sup> Integrated Circuits,  
Ge Semiconductor, J.Kilby → Nobel Prize
- 1959, 1<sup>st</sup> Planar Integrated Circuits,  
Noice
- 1960, 1<sup>st</sup> MOS Transistor, Kahng,  
Si Semiconductor
- 1963, 1<sup>st</sup> CMOS Circuits, C.T. Sah and F. Wanlass


# History of Electronic Devices



# J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT

Filed March 28, 1928




J.E.LILIENFELD






# Capacitor structure with notch



No current



Gate Electrode  
Poly Si

Gate Insulator  
SiO<sub>2</sub>

Substrate  
Si

**MOSFET:** Metal Oxide Semiconductor  
Field Effect Transistor

**Use Gate Field Effect for  
switching**

Gate Electrode  
Poly-crystal Si

Gate Insulator  
SiO<sub>2</sub>

Source

n-Si





n-Si

Drain

Channel

N-MOS (N-type  
MOSFET)



Si  
Substrat  
e




0 bias for gate

Positive bias for gate

Surface Potential (Negative direction)






However, no one could realize  
MOSFET operation for more than 30  
years.  
Because of very bad interface property  
between the semiconductor and gate  
insulator

Even Shockley!

Very bad interface property between the semiconductor and gate insulator



Drain Current was several orders of magnitude smaller than expected


Even Shockley!

However, they found amplification phenomenon when investigating Ge surface when putting needles.

This is the 1<sup>st</sup> Transistor:

**Not Field Effect Transistor,  
But Bipolar Transistor (another mechanism)**

## 1947: 1<sup>st</sup> transistor



**Bipolar using Ge**

J. Bardeen

W. Bratten,




W. Shockley

## 1958: 1st Integrated Circuit

Jack S. Kilby



Connect 2 bipolar transistors in the  
Same substrate by bonding wire.





**1960:** First MOSFET  
by D. Kahng and M. Atalla


## Top View




**Si/SiO<sub>2</sub> Interface is  
extraordinarily good**

# 1970,71: 1st generation of LSIs

**DRAM Intel 1103**



**MPU Intel 4004**



MOS LSI experienced continuous progress for many years

	Name of Integrated Circuits	Number of Transistors
1960s	IC (Integrated Circuits)	~
1970s	LSI (Large Scale Integrated Circuit)	~1,0
1980s	VLSI (Very Large Scale IC)	~10,0
1990s	ULSI (Ultra Large Scale IC)	~1,000,0
2000s	?LSI (? Large Scale IC)	~1000,000

Gate Electrode  
Poly Si

Gate Insulator  
SiO<sub>2</sub>

Substrate  
Si

**MOSFET:** Metal Oxide Semiconductor  
Field Effect Transistor

**Use Gate Field Effect for  
switching**

Gate Electrode  
Poly Si

Gate Insulator  
SiO<sub>2</sub>

Source

n-Si



n-Si



Drain


p-Si

Channel


N-MOS (N-type  
MOSFET)

Si  
Substrat  
e






# n-MOSFET




# p-MOSFET



# CMOS


Complimentary MOS




When NMOS is ON, PMOS is OFF

When PMOS is ON, NMOS is OFF











Inverter

Input




# Oscillator






# Latch (Memory)




CMOS: Low Power: No DC current from Power supply to the ground



1 cycle

$$P = \frac{1}{2} CV_D^2$$



Clock frequency  $f$

$$P = \frac{1}{2} fCV_D^2$$


# 2 input NAND Circuit

AND

Input 1	1	1	0	0
Input 2	1	0	1	0
Output	1	0	0	0

NAND = NOT · AND

Input 1	1	1	0	0
Input 2	1	0	1	0
Output	0	1	1	1





Needless to say, but....

CMOS Technology:

Indispensable for our human society

All the human activities are controlled by CMOS

living, production, financing, telecommunication,  
transportation, medical care, education,  
entertainment, etc.


Without CMOS:

There is no computer in banks, and  
world economical activities immediately stop.

Cellarer phone dose not exists


# Exponential Cost Reduction

## Cost per Transistor



# Downsizing of the components has been the driving force for circuit

## evolution



1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 $\mu\text{m}$	100 nm
$10^{-1}\text{m}$	$10^{-2}\text{m}$	$10^{-3}\text{m}$	$10^{-5}\text{m}$	$10^{-7}\text{m}$

In 100 years, the size reduced by one million times. There have been many devices from stone age. **We have never experienced such a tremendous reduction of devices in human history.**

# Downsizing

## **1. Reduce Capacitance**


- Reduce switching time of MOSFET**  
Reduce power consumption

## **2. Increase number of Transistors**

- Increase functionality
- Parallel processing**
  - Increase circuit operation speed**

Thus, downsizing of Si devices is the most important and critical issue.

Keep increase of the number of components.  
Cost per components decreases!



<http://www.intel.com/technology/mooreslaw/index.htm>

**Many people wanted to say about the limit.**

**Past predictions were not correct!!**

Period	Expected limit(size)	Cause
Late 1970's	1 $\mu$ m:	SCE
Early 1980's	0.5 $\mu$ m:	S/D resistance
Early 1980's	0.25 $\mu$ m:	Direct-tunneling of gate SiC
Late 1980's	0.1 $\mu$ m:	'0.1 $\mu$ m brick wall'(various)
2000	50nm:	'Red brick wall' (various)
2000	10nm:	Fundamental?

Historically, many predictions of the limit of

downsizing

**VLSI text book written 1979 predict that 0.25 micro-meter would be the limit because of direct-tunneling current through the very thin-gate oxide.**

# INTRODUCTION TO **VLSI** SYSTEMS

CARVER MEAD • LYNN CONWAY





C. Mead


L. Conway




# VLSI textbook

**Finally, there appears to be a fundamental limit <sup>10</sup> of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide and fluctuations in the positions of impurities in the depletion layers begin to make the devices of smaller dimension unworkable.**

# Direct-tunneling effect





Direct tunneling leakage current start to flow when the thickness is 3 nm.

**Direct tunneling leakage was found to be OK! In 1994**





MOSFETs with 1.5 nm gate oxide


$L_g = 10 \mu\text{m}$

$L_g = 5 \mu\text{m}$


$L_g = 1.0 \mu\text{m}$

$L_g = 0.1 \mu\text{m}$





**Direct tunneling leakage current start to flow when the thickness is 3 nm.**




Gate leakage:  $I_g \propto \text{Gate Area} \propto \text{Gate length (Lg)}$

Drain current:  $I_d \propto 1/\text{Gate length (Lg)}$

$L_g \rightarrow \text{small}$ ,  
Then,  $I_g \rightarrow \text{small}$ ,  $I_d \rightarrow \text{large}$ , Thus,  $I_g/I_d \rightarrow \text{very small}$

$I_d$   
→



**Do not believe a text book statement, blindly!**

**Never Give Up!**

**No one knows future!**


**There would be a solution!**

**Think, Think, and Think!**

**Or, Wait the time!**

**Some one will think for you**



# Transistor Scaling Continues



*Qi Xinag, ECS 2004, AMI*


Downsizing limit?

Channel length?




# 5 nm gate length CMOS

Is a Real Nano Device!!





*Length of 18 Si atoms*



H. Wakabayashi  
et.al, NEC


IEDM, 2003






Electron  
wave  
length

**10 nm**




Tunneling  
distance

**3 nm**



Atom  
distance


**0.3 nm**



Downsizing limit!

Channel length


Gate oxide thickness



**Prediction now!**


Electron  
wave  
length

**10 nm**




Tunneling  
distance

**3 nm**



Atom  
distance

**0.3 nm**



MOSFET operation


**$L_g = 2 \sim 1.5 \text{ nm?}$**

**Below this,  
no one knows future!**

Maybe, practical limit around 5 nm.


When Gate length Smaller,

→ Subthreshold Leakage Current Larger



We have to reduce the  
Supply voltage.


Then  $V_{th}$  should be lowered.



**Prediction now!**


Electron  
wave  
length

**10 nm**




Tunneling  
distance

**3 nm**



Atom  
distance

**0.3 nm**




**Practical limit  
for integration  
 $L_g = 5 \text{ nm?}$**

**MOSFET operation  
 $L_g = 2 \sim 1.5 \text{ nm?}$**


**Below this,  
no one knows future!**

# Ultimate limitation



# 0.8 nm Gate Oxide Thickness MOSFETs operate

***0.8 nm: Distance of 3 Si atoms!!***



- 1.2nm physical SiO<sub>2</sub> in production (90nm logic node)
- 0.8nm physical SiO<sub>2</sub> in research transistors

By Robert Chau, IWGI 200


So, we are now in the limitation  
of downsizing?

Do you believe this or do not?



# There is a solution! **K: Dielectric Constant** To use high-k dielectrics



---



However, very difficult and big challenge!

Remember MOSFET had not been realized without  $\text{Si/SiO}_2$ !

# Historical Trend of New Material for Gate Stack



## Choice of High-k elements for oxide

	Candidates <span style="background-color: #e0ffff; padding: 2px;"> </span>		Gas or liquid at 1000 K	Radio active	
H	Unstable at Si interface				He
Li B	Si + MO <sub>x</sub> M + SiO <sub>2</sub>				
Na Mg	Si + MO <sub>x</sub> MSi <sub>x</sub> + SiO <sub>2</sub>		B C N O F Ne		
K Ca Sc	Si + MO <sub>x</sub> M + MSi <sub>x</sub> O <sub>y</sub>		Al Si	P S Cl Ar	
Rh Sr Y Zr		Ti V Cr Mn Fc Co Ni Cu Zn Ga Ge As Se Br Kr			
Cs Ba		Nb Mo Tc Ru Rb Pd Ag Cd In Sn Sb Te I Xe			
Fr Ra		Ta W Re Os Ir Pt Au Hg Tl Pb Bi Po At Rn			
		Rf Ha Sg Ns Hs Mt			
		La Ce Pr Nd Pm Sm Eu Gd Tb Dy Ho Er Tm Yb Lu			
		Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr			

HfO<sub>2</sub> based dielectrics are selected as the first generation materials, because of their merit in


- 1) band-offset,
- 2) dielectric constant
- 3) thermal stability

La<sub>2</sub>O<sub>3</sub> based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer

R. Hauser, IEDM Short Course, 1999  
Hubbard and Schlom, J Mater Res 11 2757 (1996)

# Conduction band offset vs. Dielectric Constant

## Leakage Current by Tunneling



*XPS measurement by Prof. T. Hattori, INFOS 2003*

Intel's announcement, January 26, 2007, and IEDM Dec 2007

Hafnium-based high-k material by ALD: EOT= 1nm

Specific gate metals ( Intel's trade secret)

Different Metals for NMOS and PMOS

Use of 193nm dry lithography

From 65 nm to 45 nm Tech.

Tr density: 2 times increase

Tr switching power: 30% reduction

Tr switching speed: 20% improvement

S-D leakage power: 5 times reduction





Gate oxide leakage: 10 times reduction

45nm processors (Core™2 family processors "Penryn") running  
Windows\* Vista\*, Linux\* etc.

45nm production in the second half of 2007

# High-k gate insulator MOSFETs for Intel: EOT=1nm

EOT: Equivalent Oxide Thickness



# History and future of Transistor

Shrinking, Shrinking, and Shrinking!

and then, Shrinking, Shrinking, and Shrinking!


$C, V \propto L$  C: Capacitance V: Voltage

Switching speed  $CV/I$  → Decrease

Power consumption  $CV^2/2$  → Decrease

Integration density:  $1/L^2$  → Increase

	1970	2007
Gate length	10,000 nm	25 nm
Gate Oxd Thickness	100 nm	1 nm





## Choice of High-k elements for oxide

	Candidates <span style="background-color: #e0ffff; padding: 2px;"> </span>		Gas or liquid at 1000 K	Radio active	
H	Unstable at Si interface				He
Li B	Si + MO <sub>x</sub> M + SiO <sub>2</sub>				
Na Mg	Si + MO <sub>x</sub> MSi <sub>x</sub> + SiO <sub>2</sub>		B C N O F Ne		
K Ca Sc	Si + MO <sub>x</sub> M + MSi <sub>x</sub> O <sub>y</sub>		Al Si	P S Cl Ar	
Rh Sr Y Zr		Ti V Cr Mn Fc Co Ni Cu Zn Ga Ge As Se Br Kr			
Cs Ba <span style="border: 2px solid red; padding: 2px;">Hf</span>		Nb Mo Tc Ru Rb Pd Ag Cd In Sn Sb Te I Xe			
Fr Ra Rf Ha Sg Ns Hs Mt					
	<span style="border: 2px solid red; padding: 2px;">La</span> Ce Pr Nd Pm Sm Eu Gd Tb Dy Ho Er Tm Yb Lu				
	Ac Th Pa U Np Pu Am Cm Bk Cf Es Fm Md No Lr				


HfO<sub>2</sub> based dielectrics are selected as the first generation materials, because of their merit in

- 1) band-offset,
- 2) dielectric constant
- 3) thermal stability

La<sub>2</sub>O<sub>3</sub> based dielectrics are thought to be the next generation materials, which may not need a thicker interfacial layer


R. Hauser, IEDM Short Course, 1999  
Hubbard and Schlom, J Mater Res 11 2757 (1996)

# Gate Leakage vs EOT, ( $V_g=|1|V$ )



EOT = 0.48 nm      Our results

Transistor with La<sub>2</sub>O<sub>3</sub> gate insulator




# EOT=0.37nm

## La2O3

EOT=0.37nm

EOT=0.40nm


EOT=0.48nm



0.48  $\rightarrow$  0.37nm Increase of  $I_d$  at 30%

**New material research will give us many future possibilities and the most important**

**for Nano-CMOS!  
Not only for high-k!**




# New materials are important for Not only nano-CMOS logic MOSFETs, But also for new memories!

Limit of high-density memories, such as flash, DRAM will be solved by new materials.


Flash: floating gate  $\rightarrow$  gate insulator charge trap  
like SONOS, MNOS

DRAM  $\rightarrow$  New high-k insulator

New memory  $\rightarrow$  PRAM, RRAM



# Memory area will increase




Due to design productivity, yield, and power


ITRS' 2000: Y, Nishi, Si Nano Workshop, 2006

# 1970s: 10 years after single MOSFETs,


**PMOS 1kbit  
DRAM  
Toshiba(1974)**



**NMOS 1k bit  
SRAM Toshiba  
(1974)**







64k DRAM  
3 inch  
wafer

64k DRAM  
4 inch wafer  
**1980**

1k SRAM  
2 inch wafer  
**1974**



**1970's**



**Toshiba Corporation**

300 mm Fab TSMC

**Now**




Toshiba Oita Works




300 mm Super clean room in Tsukuba, Selete


**In a future  
No person is necessary!**



# 6 μm NMOS LSI in 1974




magnification  
↓



<u>Layers</u>	<u>Materials</u>	<u>Atoms</u>
1. Si substrate	1. Si	1. Si
2. Field oxide	2. SiO <sub>2</sub>	2. O
3. Gate oxide	3. BPSG	3. P
4. Poly Si	4. Al	4. B
5. S/D	5. PSG	5. Al
6. Interlayer		(H, N, Cl)
7. Aluminum		
8. Passivation		

# New materials

Just examples!  
Many other candidates



Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)

# Now: After 45 Years from the 1st single MOSFE

*32 Gb and 16Gb NAND,  
SAMSUNG*



## Samsung's NAND flash trend

Capacity Production	Node	1 <sup>st</sup> Fabrication	
512Mbit	120nm	2000	2001
1Gbit	100nm	2001	2002
2Gbit	90nm	2002	2003
4Gbit	70nm	2003	2004
8Gbit	60nm	2004	2005
16Gbit	50nm	2005	2006

**32Gbit**                      **40nm**

**256Gbit**   **20nm**

Even Tbit would be possible in future!



Already 32 Gbit:

larger than that of world population  
comparable for the numbers of neurons  
in human brain


Samsung announced 256 Gbit will be produced in 2010.

Only 4 years from now.

256Gbit: larger than those of # of stars in galaxies




Example: Immersion lithography, plasma doping, laser annealing etc.



PROCESS CONTROL: THE INVESTMENT THAT YIELDS


Ref:KLA Tencor

# Sub-Wavelength Scaling




Source: Numerical Technologies

# Lithography Challenge




**Minimum feature size is scaling faster than lithography wavelength**



# Light path in an EUV exposure tool



## Short-channel effect at downsizing




# Scaling Method: by R. Dennard




**$K=0.7$   
for  
example**

$$X, Y, Z : K, \quad V : K, \quad Na : 1/K$$



$$D \propto \sqrt{V/Na} \\ : K$$



$$I : K$$

# Downscaling merit

Geometry & Supply voltage	$L_g, W_g$ $T_{ox}, V_d$	K	Scaling K : K=0.7 for example
Drive current in saturation	$I_d$	K	$I_d = v_{sat} W_g C_o (V_g - V_{th})$ $C_o$ : gate C per unit area $\rightarrow W_g (t_{ox}^{-1})(V_g - V_{th}) = W_g t_{ox}^{-1} (V_g - V_{th}) = KK^{-1}K = K$
$I_d$ per unit $W_g$	$I_d / \mu m$	1	$I_d$ per unit $W_g = I_d / W_g = 1$
Gate capacitance	$C_g$	K	$C_g = \epsilon_o \epsilon_{ox} L_g W_g / t_{ox} \rightarrow KK/K = K$
Switching speed	$\tau$	K	$\tau = C_g V_d / I_d \rightarrow KK/K = K$
Clock frequency	f	1/K	$f = 1/\tau = 1/K$
Chip area	$A_{chip}$	$\alpha$	Scaling $\alpha$
Integration (# of Tr)	N	$\alpha/K^2$	$N \rightarrow \alpha/K^2$ 1/K <sup>2</sup> when $\alpha=1$
Power per chip	P	$\alpha$	$fNCV^2/2 \rightarrow K^{-1}(\alpha K^{-2})K(K^1)^2 = \alpha$ 1 when $\alpha=1$



# What will be real Downscaling ?

---



Is K the same for all the parameters?

$$L_g, W_g, t_{ox}, V_d \rightarrow K? \quad A_{chip} \rightarrow \alpha?$$

$$I_d \rightarrow K? \quad I_d/\mu m \rightarrow 1? \quad f \rightarrow 1/K?$$

$$C_g \rightarrow K? \quad \tau \rightarrow K? \quad N \rightarrow \alpha/K^2? \quad P \rightarrow \alpha?$$

# Past downscaling trend



Past 30 years scaling

Merit:  $N, f$  increase

Demerit:  $P$  increase

$V_d$  scaling insufficient



Additional significant increase in

$I_d, f, P$

Change in 30 years

	Ideal scaling	Real Change
$L_g$	K	$10^{-2}$
$t_{ox}$	$K(10^{-2})$	$10^{-2}$
$V_d$	$K(10^{-2})$	$10^{-1}$
$A_{chip}$	$\alpha$	$10^1$

	Ideal scaling	Real Change
$I_d$	$K(10^{-2})$	$10^{-1}$
$I_d/\mu\text{m}$	1	$10^1$
$N$	$\alpha/K^2(10^5)$	$10^4$

	Ideal scaling	Real Change
$f$	$1/K(10^2)$	$10^3$
$P$	$\alpha(10^1)$	$10^5$
$= f\alpha N C V^2$		

# Microprocessors Trend expected in 2001

**Power Increase**  
**Heat generation increase**

Past: 1972 (Intel)    Today: 2002 (Intel)    2008 (Intel)

Lg 10,000 nm	Lg sub-70 nm	Lg sub-25 nm
Tox 1200 nm	Tox 1.4 nm	Tox 0.7 nm
f 0.00075 GHz	f 2.53 GHz	f 30 GHz
P a few 100 mW	P several 10 W	P 10 kW
N 2.25k	N 50 M	N 1.8B
		MIPS 1M MIPS (TIPS)

Cause

Tr. Number increase  
Clock Frequency increase


## Heat Generation

**2002    10W/cm<sup>2</sup> Hot Plate**  
**2006    100W/cm<sup>2</sup> Surface of Nuclear Reactor**  
**2010    1000W/cm<sup>2</sup> Rocket Nozzle**  
**2016    10000W/cm<sup>2</sup> Sun Surface**

**Solution:**  
**Low supply Voltage**

P. P. Gelsinger, "Microprocessor for the New Millennium: Challenges, Opportunities, and New Frontiers," Dig. Tech. 2001 ISSCC, San Francisco, pp.22-23, February, 2001


$$\text{Power} = CV^2f$$



Source: Intel


Paul Packan, Intel Corporation, IEDM Short Course 2007

# Heat Sink Technology



# Problem is the huge production cost and investment

Amount of capital investment on Each of DRAM generation



## Examples of foundry facility: UMC



### Fab 12A (Tainan, Taiwan)

- ❑ US\$3 billion investment
- ❑ Production since 2001
- ❑ 38K wafers/month by E/06
- ❑ 90, 65nm in production



### Fab 12i (Singapore)

- ❑ US\$3.6 billion investment
- ❑ Production since 2004
- ❑ 25K wafers/month by E/06
- ❑ 130, 90nm in production
- ❑ Ready for 65nm pilot

UMC

# Volume production with larger wafer is a solution


## IC Fab Utility Usage : 12" vs. 8"

	12"-Fab	8"-Fab	12"/8" Usage ratio	12"/8" Wafer size ratio
<b>Power</b>	1,100 <b>KWH/Wafer</b>	660 <b>KWH/Wafer</b>	1.7	2.25
<b>Water</b>	6.1 <b>M3/Wafer</b>	4.7 <b>M3/Wafer</b>	1.3	
<b>Waste Water</b>	3.8 <b>M3/Wafer</b>	2.9 <b>M3/Wafer</b>	1.3	
<b>Waste Air</b>	20,000 <b>CMH/Wafer</b>	13,000 <b>CMH/Wafer</b>	1.5	

**TSMC**



# When do we start planning for next wafer size transition?



# Crystal pulling furnace becomes too huge Si crystal height cannot be very long because of its weigh

---



## Furnace

- ◆ Height: 12 m
- ◆ Weight: 36 ton
- ◆ Hot zone: 40 inch
- ◆ Cusp-type super conductive magnet

## Crystal

- ◆ Diameter: 400 mm
- ◆ Weight: over 400 kg
- ◆ Body length: over 1m

Provided by Super Silicon Crystal  
Research Institute Corp.(SSi)

## How about the integration of such small-geometry MOSFETs in a chip?

- 1) Integration of huge number of the ultra-small MOSFETs would consume too huge power and thus, creates too huge heat?
- 2) Integration of such ultra-small MOSFETs causes too huge variations in the transistor characteristics, which could make the circuit design impossible?
- 3) There are too many number of transistors in a chip for the circuit designers to manipulate? (design crisis),
- 4) There would be no merit of transistor downsizing in performance and power, because of RC (resistance capacitance product) of interconnect cannot be reduced aggressively any more?
- 5) Who will pay the huge development and production costs for the integration of such ultra-small MOSFETs? Note that the prices for the recent process equipments and the lithography mask became extremely high.

These concerns have been argued in the past 15 years at every new generation of the products, **like the wolf boy.**

Fortunately, **the wolf has not come**, and the concerns have not come true.

It is expected that we can go with several more generations for the integration.

There will be still a room for squeezing the technologies to obtain the merit of the scaling-down for integration.

The continuous progress of CMOS technologies for

- high-performance
- low power

is very important because of the 3 reasons:

1) Rapid progress of aging population and falling birth rate

1) Global warming

1) Semiconductor industry and world economy

# 1) Rapid progress of aging population and falling birth rate:

Replacement of some of the human jobs by intelligent machines – such as human type robot for elderly-care, for example.

For, the daily family use, much higher intelligence and much lower power consumption than those of today are required.




# Robot in 21c cannot be made without integrated circuits


Robot (21C)



Karakuri (Windup Mechanical) dolls (18C) in Japan




## 2) Recent Significant Global Warming






We need reduce CO<sub>2</sub> generation!

→ Low power technology is urgent request



### CO2 Emission per capita 2002



### 3) Semiconductor industry, and world economy

If there is no more downsizing such as

45 → 32 nm Logic, 8 Gbit → 16 Gbit Memory

- LSIs will not be sold well, and semiconductor companies will face a disaster.
  - Equipment and material companies as well.
  - There is no more R & D for semiconductors and many people will lose their jobs.
- World economy crisis!

# History and future of Transistor

Shrinking, Shrinking, and Shrinking!

and then, Shrinking, Shrinking, and Shrinking

$C, V \propto 1/L$       C: Capacitance, V: Voltage

$L$       Switching speed  $CV/I$        $\rightarrow$

Decrease  
Power consumption  $CV^2/2$        $\rightarrow$  Decrease

Integration density:  $1/L^2$        $\rightarrow$  Increase

	1970	2007
Gate length	10,000 nm	25 nm
Gate Oxd Thickness	100 nm	1 nm

**CMOS downsizing is critically important**

**However now, many people expect that we will reach limit in 2020.**

Totally, new paradigm after reaching the downsizing limit.

What will be?

After 2020

There is no decrease in gate length  
around at 10 ~ 5 nm.

4 reasons.

# After 2020

4 reasons for no downsizing anymore  
or No decrease in gate length

---

1. No increase of On-current (Drain current) because of already semi-ballistic conduction.

**Ballistic ← No scattering of carriers in channel**

Thus, all the carrier from the source reach drain

2. Increase of Off-current (Subthreshold current)

3. No decrease of Gate capacitance by parasitic components


4. Increase in production cost.

After 2020

What will be the world with no gate length reduction?



# More Moore and More than Moore




Question what is the other side of the cloud?

ITRS 2005 Edition

[http://strj-jeita.elisasp.net/pdf\\_ws\\_2005nendo/9A\\_WS2005IRC\\_Ishiuchi.pdf](http://strj-jeita.elisasp.net/pdf_ws_2005nendo/9A_WS2005IRC_Ishiuchi.pdf)

Question: Will CMOS end in 2020?


## Three Stages in Silicon Nanoelectronics




1. CMOS Extension

3. Beyond CMOS

2. New Functions Added to CMOS





Diameter (d): ~ 0.5-5 nm, Length: ~ 10 nm - 10 cm




CNT SB-MOSFET

CNT MOSFET




The current density is normalized by  $2d$ , where  $d$  is the nanotube diameter

CNTFETs outperform Si MOSFETs




# IBM's Carbon Nanotube IC



March 2006




**5-stage Ring Oscillator built using single walled carbon Nanotubes (SWNT)**

**The vision:  
Graphene FET with top gate and local interconnects**




# Graphene examples

Source: A. Geim



# Graphene Field Effect Devices




- conductivity reduced by top gate oxide
- Model of Das Sarma:
  - Minimum conductivity and shift of Dirac Point caused by interface charges
  - without oxide:  $\sim 2 \times 10^{12} \text{ cm}^{-2}$
  - with oxide:  $\sim 6 \times 10^{12} \text{ cm}^{-2}$
- Charges are suspected to cause scattering



# Graphene Field Effect Devices

## Mobility: a first approximation



Approximation of  $\mu$  (Drude model):

$$\mu = \sigma / (n \cdot q)$$

with




$$\sigma = J / E_{ds} = l / \text{width} \cdot \text{length} / V_{ds}$$



$$n = \epsilon \cdot E_{eff} / q$$

- Mobility decreases ( $> 1/10$ ) for graphene “sandwiched” in  $\text{SiO}_2$   
→ dominant scattering mechanism seems to be substrate determined
- Yet higher values than silicon universal mobility and especially higher than Ultra Thin Body SOI MOSFETs

Lemme et al., *tbp*: SSE

# 3D Chip Stacking LSI













Charles Lee, IEDM 2005 Short Course

Source: S. Maekawa, CAST2005

Victor V. Zhirnov and Ralph K. Cavin III, ECS 207  
Washington DC


<i>Device</i>								
	<i>FET</i>	<i>RSFQ</i>	<i>1D structures</i>	<i>Resonant Tunneling Devices</i>	<i>SET</i>	<i>Molecular</i>	<i>QCA</i>	<i>Spin transistor</i>
<i>Cell Size</i>	100 nm	0.3 μm	100 nm	100 nm	40 nm	Not known	60 nm	100 nm
<i>Density (cm<sup>-2</sup>)</i>	3E9	1E6	3E9	3E9	6E10	1E12	3E10	3E9
<i>Switch Speed</i>	700 GHz	1.2 THz	Not known	1 THz	1 GHz	Not known	30 MHz	700 GHz
<i>Circuit Speed</i>	30 GHz	250–800 GHz	30 GHz	30 GHz	1 GHz	<1 MHz	1 MHz	30 GHz
<i>Switching Energy, J</i>	2×10 <sup>-18</sup>	>1.4×10 <sup>-17</sup>	2×10 <sup>-18</sup>	>2×10 <sup>-18</sup>	>1.5×10 <sup>-17</sup>	1.3×10 <sup>-16</sup>	>1×10 <sup>-18</sup>	2×10 <sup>-18</sup>
<i>Binary Throughput, GBit/ns/cm<sup>2</sup></i>	86	0.4	86	86	10	N/A	0.06	86

**We HAVE IDENTIFIED NO VIABLE EMERGING LOGIC TECHNOLOGIES for Information Processing beyond CMOS**

We could keep the Moore's law after 2020  
Without downswing the gate length

What is Moore's law.

Keep increase of the number of components.  
Cost per components decreases!



<http://www.intel.com/technology/mooreslaw/index.htm>

We could keep the Moore's law after 2020  
Without downswing the gate length

What is Moore's law.

→ to increase the number (#) of Tr. In a chip




Now, # of Tr. in a chip is limited by power.

→ key issue is to reduce the power.

→ to reduce the supply voltage is still effective

To develop devices with sufficiently high drain current under low supply voltage is important.

# FinFET to Nanowire



**Channel conductance is well controlled by Gate even at  $L=5\text{nm}$**



Selection of MOSFET structure for high conduction:  
Nano-wire or Nano-tube FETs is promising

3 methods to realize High-conduction at Low voltage

M1 . Use 1D ballistic conduction

M2 . Increase number of quantum channel

M3 . Increase the number of wire or tube per area  
3D integration of wire and tubes

For suppression of  $I_{off}$ , the Nanowire/tube is also good.

1D conduction per one quantum channel:

$$G = 2e^2/h = 77.8 \mu\text{S/wire or tube}$$


regardless of gate length and channel material

That is 77.8 mA/wire at 1V supply

This an extremely high value


However, already 20mA/wire was obtained experimentally  
by Samsung

# Off Current




# Increase the Number of quantum channels

By Prof. Shiraishi of Tsukuba univ.




Energy band of Bulk Si







Energy band of 3 x 3 Si wire

# Maximum number of wires per 1 $\mu\text{m}$

Front gate type MOS 165 wires /  $\mu\text{m}$





Surrounded gate type MOS 33 wires /  $\mu\text{m}$





Surrounded gate MOS

# Increase the number of wires towards vertical dimension




# Our new roadmap











Mosquito



**System and Algorithm becomes more important !**

Dragonfly is further high performance



**But do not know how?**

Thank you  
for your attention!