

Advanced Logic Technologies with New Materials and Structures

January 18, 2008

*@IEEE ED Bangalore Chapter,
at IIS, Bangalore, India*


Hiroshi IWAI

Tokyo Institute of Technology

First Computer Eniac:

made of huge number of vacuum tubes 1946

Problems: Big size, huge power, short life time filament




J. E. LILIENFELD

DEVICES FOR CONTROLLED ELECTRIC CURRENT


Filed March 28, 1928

Idea of MOSFETs, 1928

J.E.LILIENFELD



Very bad interface property between the semiconductor and gate insulator





Drain Current was several orders of magnitude smaller than expected

No one could realize MOSFETs. Even Shockley!

1960: First MOSFET
by D. Kahng and M. Atalla

Using Si and SiO₂

Top View




**Exceptionally
good interface**

1970:

1st generation of LSIs

1k bit DRAM Intel



2006:

ULSIs

→ 32 G bit Nand Flash



History of gate stack

Shrinking, Shrinking, and Shrinking!

and then, Shrinking, Shrinking, and Shrinking!

$C, V \propto L$ C: Capacitance V: Voltage

Switching speed CV/I \rightarrow Decrease

Power consumption $CV^2/2$ \rightarrow Decrease

Integration density: $1/L^2$ \rightarrow Increase

	1970	2007
Gate length	10,000 nm	25 nm
Gate Oxd Thickness	100 nm	1 nm

Downsizing of the components has been the driving force for circuit evolution



1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 μm	100 nm
10^{-1}m	10^{-2}m	10^{-3}m	10^{-5}m	10^{-7}m


In 100 years, the feature size reduced by one million times.

We have never experienced such a tremendous reduction in human history.

VLSI text book written 1979 predict that 0.25 micrometer would be the limit because of direct-tunneling current through the very thin-gate oxide.

INTRODUCTION TO **VLSI** **SYSTEMS**


CARVER MEAD • LYNN CONWAY



VLSI textbook

Finally, there appears to be a fundamental limit ¹⁰ of approximately quarter micron channel length, where certain physical effects such as the tunneling through the gate oxide and fluctuations in the positions of impurities in the depletion layers begin to make the devices of smaller dimension unworkable.


MOSFET gate oxide thickness trend




EOT: Equivalent Oxide Thickness to that of SiO₂

B. H. Lee et al., materials today (2006)

Direct-tunneling effect





Direct tunneling leakage current start to flow when the thickness is 3 nm.

Direct tunneling leakage was found to be OK! In 1994





MOSFETs with 1.5 nm gate oxide


$L_g = 10 \mu\text{m}$

$L_g = 5 \mu\text{m}$

$L_g = 1.0 \mu\text{m}$

$L_g = 0.1 \mu\text{m}$





Direct tunneling leakage current start to flow when the thickness is 3 nm.


Gate leakage: $I_g \propto \text{Gate Area} \propto \text{Gate length } (L_g)$

Drain current: $I_d \propto 1/\text{Gate length } (L_g)$



$L_g \rightarrow \text{small,}$

Then, $I_g \rightarrow \text{small, } I_d \rightarrow \text{large, Thus, } I_g/I_d \rightarrow \text{small}$

I_d
→



Transistor Scaling Continues




Downsizing limit?


10 nm



Electron
wave
length




Channel length?





5 nm gate length CMOS

Is a Real Nano Device!!



Length of 18 Si atoms




H. Wakabayashi
et.al, NEC

IEDM, 2003


Electron
wave
length

10 nm




Tunneling
distance

3 nm



Atom
distance


0.3 nm



Downsizing limit!

Channel length


Gate oxide thickness



Prediction now!


Electron
wave
length

10 nm




Tunneling
distance

3 nm



Atom
distance

0.3 nm



MOSFET operation


$L_g = 2 \sim 1.5 \text{ nm?}$

**Below this,
no one knows future!**

Prediction now!


Electron
wave
length

10 nm




Tunneling
distance

3 nm



Atom
distance

0.3 nm



Gate length

Prediction at present



**Practical limit
because of off-leakage
between S and D?**

$L_g = 5 \text{ nm?}$

MOSFET operation

$L_g = 2 \sim 1.5 \text{ nm?}$




But, no one knows future!

Maybe, practical limit around 5 nm.

When Gate length Smaller,

→ Subthreshold Leakage Current Larger




Subthreshold Current
Is OK at Single Tr.

But not OK
For Billions of Trs.


Scaling Limit in MOSFET

SiO₂ Scaling



- 1.2nm physical SiO₂ in production (90nm logic node)
- 0.8nm physical SiO₂ in research transistors

By Robert Chau, IWGI 2003



- 10 nm Wave length of electron
- 3 nm Direct-tunneling limit in SiO₂
- 0.3 nm Distance between Si atoms


**ULTIMATE
LIMIT**

So, we are now in the limitation of downsizing?

Do you believe this or do not?

There is a solution! **K: Dielectric Constant**



To use high-k dielectrics







However, very difficult and big challenge!

Remember MOSFET had not been realized without Si/SiO_2 !

Historical Trend of New Material for Gate Stack




Too large high-k cause significant short channel effect



Penetration of lateral field from Drain through high-k causes significant short channel effects

Band Offsets



Dielectric constant

SiO₂; 4

Si₃N₄: ~ 7

Al₂O₃: ~ 9


Y₂O₃; ~10

Gd₂O₃: ~10

HfO₂; ~23

La₂O₃: ~27

Calculated value




J Robertson, J Vac Sci Technol B 18 1785 (2000)

HfO₂ was chosen for the 1st generation

La₂O₃ is more difficult material to treat

Energy Barrier Offset of La2O3



XPS measurement by Prof. T. Hattori, INFOS 2003

Intel's announcement, January 26, 2007, and IEDM Dec 2007

Hafnium-based high-k material by ALD: EOT= 1nm

Specific gate metals (Intel's trade secret)

Different Metals for NMOS and PMOS

Use of 193nm dry lithography

From 65 nm to 45 nm Tech.

Tr density: 2 times increase

Tr switching power: 30% reduction

Tr switching speed: 20% improvement





S-D leakage power: 5 times reduction

Gate oxide leakage: 10 times reduction


45nm processors (Core™2 family processors "Penryn") running
Windows* Vista*, Linux* etc.

45nm production in the second half of 2007

PMOS



Replacement Metal Gate (Damascene)



Advantages

- Low thermal budget (metal gate deposition after S/D anneals)
- Known metal work function

Challenges

- Cost
- Extendibility to narrower CDs

Gate-First Process



Advantages


- Compatible with high thermal budget process
- Follows standard CMOS flow

Challenges

- NMOS and PMOS cap layer integration is challenging

High-k with EOT = 0.5 nm

MOSFET




	2005	2007	2009	2011
Physical Gate Length (nm)	32	25	20	16
Equivalent Oxide Thickness (nm)	1.2	1.1	0.9	0.5, 0.8(DG)

ITRS 2006

Now, interest is High-k for EOT < 1nm


Many Problems for thinning EOT




EOT = 0.48 nm

Our results


Transistor with La₂O₃ gate insulator







Mobility degradation causes for High-k MOSFETs (HfO_2 , Al_2O_3 based oxide)

Remote scattering is dominant



S. Saito et al., IEDM 2003,

S. Saito et al., ECS Symp. on ULSI Process Integration



PVD TiN, ALD TaN, CVD W on High-k:

- 4-5 Orders Magnitude Improvement in Gate Leakage
- Equivalent Electron Mobility as that of Oxynitride


Source: E. P. Gusev et al., IBM J. RES. & DEV. V50, No 4/5 2006

Thinning EOT toward 0.5-0.7 nm

Keeping good mobility with thinning IL



Searching new materials:

→ La₂O₃ based / Rare earth oxides




ITRS 2003

Hygroscopic Properties of La₂O₃



After 30 hours in clean room (temperature & humidity controlled) 40

Gate Leakage vs EOT, ($V_g=|1|V$)



Effect of gate workfunction

N-MOSFET: N-Poly Si gate electrode

Typical $V_{th} = 0.25 \sim 0.6 \text{ V}$

P-MOS FET: P-Poly Si gate electrode

Typical $V_{th} = -0.25 \sim -0.6 \text{ V}$

V_{fb} difference between N-Poly and P-Poly is 1.15 eV (Ideally)

P-MOSFET with N-Poly gate electrode

$V_{th} \rightarrow -1.4 \sim -1.75$ too big



difficult to be adjusted by channel implantation

No FLP for La_2O_3


Changing Pt/W ratio of gate electrode

HfO_2

La_2O_3



One Dielectric, Two Φ_m Metals vs. Two Dielectric Stacks, One Φ_m Metal



Using the Same Initial Gate Dielectric Stack

Gate Pre-Clean

RTO/DPN/PNA

ALD HfO₂

Integration Approach A

Two Distinct Metals Required

nFET

TaN¹

TaC²

pFET

WN³

Integration Approach B

One Metal Only With Nanoscale Cap Layers (Dipole Approach)

nFET LaO_x¹

pFET Al-based²

¹ E. P. Gusev et al., IBM J. RES. & DEV. V50, No 4/5 2006

² W.J. Taylor, et al (Freescale), IEDM p. 625, 2006

³ P-C. Jiang, et al, APL 89, 2006, H. Matsuhashi and S. Nishikawa, JJAP v33, 1994

¹ V. Narayanan, et. al. (IBM), 2006 Symp. on VLSI Tech. Dig



² H.N. Alshareef, et. al. (SEMATECH), Appl. Phys. Lett. **88**, 112114 (2006)

Electrical Characteristics of La₂O₃ n-MOSFET

Al/La₂O₃/p-Si/Al


Process

- La₂O₃ 300 °C deposition
- PDA N₂ 300 °C 10 min



Good electrical characteristics can be obtained.



Effective Mobility of La_2O_3 MOSFET



High effective mobility of 312 cm^2/Vs




can be obtained with La_2O_3

Interfacial State Density



Interface state density increases at higher temperature annealing

Pt/La₂O₃/Pt MIM Capacitor



La₂O₃ : Heat endurance is good


La₂O₃ Gate Insulator for High Temperature Process

High temperature annealing above 500°C

SiO_x based interfacial layer formation

- Increase in EOT
- Higher Dit

Interfacial Layer Suppression using buffer layer




Free Energy (kJ/mol)

Sc₂O₃ $G = -1901 + 0.287 * T$

Y₂O₃ $G = -1895 + 0.281 * T$



La₂O₃ $G = -1785 + 0.277 * T$

TOA=60 °



XPS analysis of La₂O₃/Si

Sc₂O₃ Buffer Layer for High Temperature Process




Leakage current suppression without degrading the CV curve

High temperature stability can be obtained with Sc₂O₃ buffer layer

Now, interest is High-k for EOT < 1nm

Many Problems for thinning EOT



What will be issues for next 25 years?


Down to 2032?

ITRS Roadmap?

→ There is no roadmap after 2020.

More Moore and More than Moore

Moore's Law & More



ITRS 2005 Edition

http://strj-jeita.elisasp.net/pdf_ws_2005nendo/9A_WS2005IRC_Ishiuchi.pdf

World until 2020:

Scaling down approach will continue.

Two issues

New materials beyond HfSiON for

EOT = 1 ~ 0.5 nm

Multigate/Fin-FET structure

World beyond 2020:

Totally, new paradigm after reaching the downsizing limit.


World beyond 2020:

Totally, new paradigm after reaching the downsizing limit.

What will be?

Question: Will CMOS end in 2020?

Three Stages in Silicon Nanoelectronics



1. CMOS Extension

3. Beyond CMOS

2. New Functions Added to CMOS

After 2020

There is no decrease in gate length around at
10 ~ 5 nm.

4 reasons.

After 2020

4 reasons for no downsizing anymore or No decrease in gate length

1. No increase of On-current (Drain current) because of already semi-ballistic conduction.
2. Increase of Off-current (Subthreshold current)
3. No decrease of gate capacitance because of parasitic components such as sidewall
4. Increase in production cost.

After 2020

What will be the world with no gate length reduction?

ITRS said before

around 2020,

Ge/III-V Channel FETs, Nanowire FET,
CNT FETs would be a good candidates

after 2020,

CMOS based devices would die
and will be replaced by new functional devices
such as RTD, SET, Spin, Molecular, Atom

My view

around 2020,

Ge/III-V Channel FETs, CNT FETs would be still too early for 2020. They are good candidates after.

after 2020,

CMOS based devices still continue for the main stream

We could keep the Moore's law after 2020
Without downswing the gate length

What is Moore's law.

→ to increase the number (#) of Tr. In a chip


Now, # of Tr. in a chip is limited by power.

→ key issue is to reduce the power.

→ to reduce the supply voltage is still effective

To develop devices with sufficiently high drain current under low supply voltage is important.

Keep increase of the number of components.
Cost per components decreases!



Selection of MOSFET structure for high conduction:
Nano-wire or Nano-tube FETs is promising

3 methods to realize High-conduction at Low voltage

1 . Use 1D ballistic conduction

2 . Increase number of quantum channel

3 . Increase the number of wire or tube per area
3D integration of wire and tubes

For suppression of I_{off} , the Nanowire/tube is also good.

1D conduction per one quantum channel:


$$G = 2e^2/h = 77.5 \mu\text{S/wire or tube}$$

regardless of gate length and channel material

That is 77.5 mA/wire at 1V supply


This an extremely high value

However, already 20 mA was obtained experimentally in Samsung.




Increase the Number of quantum channels

By Prof. Shiraishi of Tsukuba univ.





Energy band of Bulk Si






Energy band of 3 x 3 Si wire

Maximum number of wires per 1 μm

Front gate type MOS 165 wires / μm



Surrounded gate type MOS 33 wires / μm



Surrounded gate MOS

Increase the number of wires towards vertical dimension

Si/Strained SiGe/Si

Depo. Temp. : 500°C





XTEM

Si

Si_{0.5}Ge_{0.5}
8 nm

Si(100)

4 nm





Estimation of I_{on} and I_{off} of 1D conduction MOSFETs


For optimum prediction:

At this moment, too much optimistic and more accurate calculation is necessary, but...

ITRS Roadmap
Bulk SOI FinFET



Our new roadmap



Thank you
for your attention!