

Future of Silicon Integrated Circuit Technology

Hiroshi Iwai

Frontier Collaborative Research Center, Tokyo Institute of Technology
4259, Nagatsuta-cho, Midori-ku, Yokohama, 226-8502

Phone: +81-(45) 924-5471. Fax: +81-(45) 924-5584. Email: h.iwai@ieee.org

Abstract:- CMOS technology has been developed into the sub-100 nm range. It is expected that the *nano-CMOS technology* will govern the IC manufacturing for at least another couple of decades. Though there are many challenges ahead, further down-sizing the device to a few nanometers is still on the schedule of International Technology Roadmap for Semiconductors (ITRS). Several technological options for manufacturing nano-CMOS microchips have been available or will soon be available. This paper reviews the challenges of nano-CMOS downsizing and manufacturing. We shall focus on the recent progress on the key technologies for the nano-CMOS IC fabrication in the next fifteen years.

1. Historical Review

Among numerous great inventions made in the 20th century, electronics is the most important one. According to a recent survey [1], “Electronic End Equipment” has become the base of all human political and economical activities staked a share of the world’s total GDP of about 30,000 billion US dollars. Almost every thing related to human activities, such as power generation, transportation, entertainment, medical care, is now provided and controlled by electronics. Semiconductor, being the key component of the “Electronic End Equipment”, is a strategically important technology for all countries (see Fig.1).

The electronic circuit development has been accomplished with the downscaling of component size since the replacement of vacuum tubes with transistors 40 years ago (see Fig.2) [2-3]. The circuit characteristics have benefited a lot from the downsizing. We are now able to integrate millions of CMOS transistors in the *nanoscale* in a silicon chip with few centimeters square. Right now the operation speed of the latest microprocessor has already reached 3 GHz and is expected to increase further [5] (see Fig.2), although recent trend indicates that the increase of the clock frequency may be gradually saturated. The CMOS integrated circuits as well as their core device technology are expected to evolve further for at least a couple of decades and their importance will be further increased in future intelligent society.

2. Challenges Ahead

The device dimensions have been reduced to a millionth at the production level in the past 100 years. Hundred years ago, no one could imagine that the mankind of our time is able to make some electronic circuits which consist of billions of electronic components with dimension smaller than bacteria and those circuits are controlling the operation of our society. Future scaling trends have been predicted by the International Technology Roadmap for Semiconductors (ITRS) [1] for 10 years up to 2018, when the physical gate length is expected to be 7 nm [2-4]. Gate oxide thickness should be two orders of magnitude smaller than that of the gate length. Right now we have 1.2-nm thick oxynitride film being used in production and it is expected the silicon dioxide equivalent thickness (EOT) will be reduced to 0.5 nm in 10 years later. Although it is demonstrated that a MOS transistor with 1.5 nm [6-7]

and recently even 0.8 nm [8] oxynitride gate insulator is still functioning, many serious problems are anticipated when realizing a large scale integrated circuit with such a thin gate insulator. It is believed that the CMOS device downsizing is approaching the physical limit. The ultimate limit of the scaling is the distance of atoms in silicon crystals and that is about 0.3 nm [2-4] (see Fig.3).




Fig.1 ‘Electronic End Equipment’ is the base of all the human activities in the ‘Global & Regional Political & Macro-Economic Environments’ and ‘Semiconductors’ are the core components of these products.[1]





Fig.2 The downsizing trend of electronic components during the past century. The device feature size has been reduced to a millionth since 1900 and the circuit has been developed from discrete circuits to the ULSI circuits with millions of transistors with operation speed over a couple of GHz.[2,5]




Fig.3 The downsizing trends on device parameters, possible constraints, and the ultimate limit of MOS transistors [2]

Performance Degradation: Device downsizing has benefited a lot in various aspects, such as speed, power, and cost, from downsizing of the MOS devices from 10 μm to the sub-100-nm range. When approaching the atomic scales, some performance degradations rather than improvements were reported. One of the major problems for performance degradation in the ultra-large scale circuits is the interconnect delay due to the increase in the resistance and the capacitance values of narrow and dense interconnection metal lines. Furthermore, the performance improvement is also questionable for the ultra-small MOSFET itself. According to the scaling theory, the drain current per unit gate width should stay constant. However, a significant reduction of the drain current value per unit gate width for sub-100 gate length MOSFETs was reported recently [2-4] (see Fig. 4). This phenomenon is due to the non-optimized MOSFET structure and process. On the other hand, the small drain current (of several tens of micro-Ampere per micrometer) at the scaled supply voltage becomes a major concern. Besides, the fringing capacitance of the gate electrode, and the inversion layer capacitance will also degrade the performance of the ultra-small MOSFETs [2-4] (see Fig.5). It is still doubtful at this moment for such a small MOSFET be used for high-speed devices. Hence, without new technology, further downscaling may only result in performance degradation [2].

New Technological Options: Performance enhancements can be achieved and further downscaling may be proceeded with the introduction of new technologies and materials at least for another 10 years and furthermore with that of three dimensional structures [1] (Fig.6). Several achievements in finding new materials and developing new process for sub-100 nm device manufacturing have been made recently. These processes or materials include the elevated source/drain [9-11], plasma doping with flash or laser annealing [12-14], NiSi silicide [15-16], strained Si channel for mobility enhancement [17-19], silicon on insulator (SOI) [20-22], three-dimensional structure [23-26] high dielectric constant (high-k) gate insulator [28-31], metal gate [33-34], and low dielectric constant (low-k) interlayer insulator for interconnects [35-36]. These measures are already on schedule for future technology nodes [37]. However, some unexpected device parameter degradations were reported with the new materials. High-k gate insulator is an example. Fortunately, scaling is not the only solution for performance improvement. The improved circuit structures and system architectures, such as parallel processing architecture and system-on-chip (SOC), optimized interconnect, can also make the integrated circuits to perform better. It is expected that the overall performance of our electronic system could be enhanced further at

least down to the generation of 20 or 10 nm gate lengths as consequences of both the improved device technology and the new system structures.




Fig.4 Significant reductions of the unit drain currents were reported in the sub-100 nm transistors which are diverged from the prediction of ITRS [1].




Fig.5 Challenging issues further downsizing of MOS transistor below sub-10 nm range [1].




Fig.6 Scaling trend and challenges for some future technology node. The bulk MOS structure (a) can be further downscaled by introducing new materials. (b) Multiple gate or Fin-FET structure should be used to have a better control of the short-channel effects [1].

Options for Low Power: Increasing power consumption for high-performance logic integrated circuits is another serious problem. If the trends of the clock frequency and the chip density continue to increase, the power consumption of a high-performance MPU would reach 10 kW within several years and power density of the silicon chip surface may be as large as 1000 W/cm² which is equivalent to the level of a rocket nozzle surface [38]. The significant increase in power density is the consequences of the insufficient supply voltage reduction and the exponential increase in the transistor density. Low voltage technology (although is not easy) and appropriate control of the increase in chip density and chip size together with some new cooling technologies may partially solve this problem. In addition, some innovative system power management methods, such as variable clock frequency and variable voltage supply, will also help in this issue. On the other hand, the gate leakage current can be reduced by using a physically thicker high-k gate dielectrics and the subthreshold leakage current can be suppressed by using a three-dimensional (3D) structure, such as fin-FET [1] (see Fig.6)). Those measures would be introduced for low standby-power devices even earlier than the high performance logic units as soon as the reliability of the process and fabricated devices become established and the fabrication cost becomes reasonable.

3. IC Manufacturing in the Next 15 Years

Most technological options for manufacturing CMOS ICs with some 10-nm transistors are already available. We have EUV (Extremely Ultra Violet), e-beam lithography technologies for patterning gate length below 25 nm. Recently it was found that immersion with 193 nm wave length ArF laser can also be used for the ‘commercial 32 nm’ (HP45 nm) node [39]. We are able to fabricate sub-nanometer EOT gate dielectric film by using transition metal oxide or rare-earth metal oxide despite it was found that the interface between the gate dielectric and silicon substrate is still quite poor.

The ultra-shallow junctions required for nano-CMOS can be achieved with low-energy plasma doping (PD) with flash or laser annealing. PD has several advantages such as high doping current, low implant energies, short process time, and low cost. In addition, the PD process is particularly suitable for ultra-shallow junction application [12,14].

Another concern for nano-CMOS fabrication is the increase of the contact resistance [40]. Nickel silicide can be readily formed with a simple single-step annealing at 400 to 600 °C will be a strong candidate for source and drain contacts of nano-CMOS. [15, 41-42]. In addition, it has advantages of less Si consumption and good ohmic contact.

Better device structures were also developed. To suppress the sub-threshold leakage current, introduction of SOI and double gate (DG) structures such as Fin- or Tri-gate FETs for the sub-20 nm gate length region [25-26] is highly possible. DG-FET or Fin-FET is considered as the ultimately scalable MOS device structure. It minimizes the short-channel effects with 2D or 3D conformed electric field. It relieves the channel doping level for punch-through control. Because of the reduced the channel doping the mobility in the DG-FET and Fin-FET can be theoretically enhanced. However, there are some technical problems which degrade the mobility and conductance of the fin-FET, such as non-strait etching and surface roughness of the fin, and higher source/drain resistance because of the narrow fin itself.






Fig.7 The global distribution of 300 mm Fabs. Number of Fabs is expected to increase in East and Southeast Asia and eventually dominates the world semiconductor manufacturing [19].



(a)

Chip embedded chip (CEC) technology for SOC.



(b)

Fig.8 New packaging technologies such as system-in-package (a), chip-embedded-chip (b) will be the major driving force for performance booster for future large scale systems [1, 43].

Regarding the interconnect issue, introduction of lower-k materials for interlayers of interconnects should be a good solution in principle. However, it still faces some severe technical difficulties. The fundamental issues are the fragility, chemical resistance and the

pattenability of the low-k materials. Although there is a significant progress recently in achieving the effective-k value below 3 such as SiOC, polymer and porous films, the progress of low-k material application may lag behind the ITRS prediction.

Chip density up-scaling and interconnect complexity are other major issues for the next decade nano-CMOS technology. These issues can be solved with new packaging methods such as SOC (System-on-Chip) and/or SIP (System-in-Package) [43] (see Fig.8(a)). These techniques will be introduced after or even before the ultimate scaling limit because of better yield control and more cost effective. This approach will significantly reduce the signal delay between the chips because it can greatly reduce the large parasitic capacitances from bonding pads, bonding wires, and package pins. It saves power, reduces the wiring cost and increases the system performance.

4. Concluding Remarks

Silicon MOSFETs have been the smallest electronic device for several decades. Thirty five years ago, the gate oxide thickness was already in the nanoscale (120 nm) for commercial products. The gate oxide thickness is now 1.2 nm in production and 0.8 nm in research. The gate length used for high performance MPU and logic unit is 50 nm in production and 5 nm in research. Note that the 5-nm gate length is the distance of 18 atoms and 0.8-nm oxide thickness is two atomic layers only [8]. Si technology is no doubt the most successful nano-devices. We do not see that there is any realistic replacement for silicon devices. Even the Si devices reach the downsizing limit no matter 10 nm, 5 nm, or 1 nm, other emerging devices such as molecular transistors will also reach their limit of downsizing in similar dimensions.

It is a critical period for moving from 100-nm to 10-nm technology within this decade. Most of materials and the manufacturing processes used in the deep-submicron era are now pushing to their physical limits. New materials and technologies are required for further down-scaling the device to 10-nm technology and below. Immersion lithography for ultra fine patterning, strained channels, nickel salicide, high-k gate dielectric, low-k interlayer for interconnect, plasma doping, flash and laser annealing for source and drain doping, elevated source and drain and three-dimensional MOSFETs for controlling short-channel effects, would help to overcome the materials and technological constraints and improve the device performance in the ultra-small scale.

The final remark is a non-technical issue. We anticipate that this issue will be one of the most important issues for nano-CMOS technology development in the next 15 years. We are aware that most of the new mega-fabs being planned or under construction are in the East and Southeast Asia, and particularly the Mainland China. In 10 or 15-year's time, the distribution of semiconductor manufacturing sites in Asia (including Japan) will be quite substantial. Currently, Korea and Taiwan are in the first place for semiconductor memory manufacturing and semiconductor foundry, respectively. They also lead the technology development in Asia region. Mainland China seems to be another super power for semiconductor manufacturing. The share of China semiconductor manufacturing will keep fast growing with the support of booming IC design houses, constructing new fabs with remarkable increase in industrial investment, and will be the most important huge and rapidly expanding market. As many other industries and other sectors of electronic products, Mainland China will eventually become "the factory of the world" in semiconductor manufacturing in 15 years or longer and will have great impact on the future nano-CMOS technology.

Acknowledgements

The authors would like to their express deep gratitude to so many people for their useful materials and information and constructive discussions. T. Masuhara, M. Ishino and S. Okazaki of ASET, S. Komatsu, H. Ishiuchi, K. Ishimaru, M. Ihara, S. Inada, R. Kuwae, and Y. Katsumata of Toshiba, M. Honma of NEC, T. Osada of Fujitsu, T. Hokari of JEITA, D. Uchida, Y. Ando, D. Tracy of Semi, F.C. Tseng, J. Sun, C.H. Diaz, C. Wang, and J.J. Lin of TSMC, C.G. Hwang, and K. Kim of Samsung, R. Chau of Intel, Qi Xiang of AMD, M. Kameyama of Nikon, A. Koike, S. Ikeda, and K. Uchino of Trecenti, T. Shigematsu, M. Nakamae and S. Sumita of SUMCO, Y. Ishikawa, M. Yamaguchi, and Y. Tada of TEL, N. Hayashi, S. Noguchi, and Y. Ohta of DHP, F. Sato and A. Izumi of Deuche Bank, Y. Mochizuki of Nikkei BP, Y. Nishi of Stanford, C. Y. Chang, S. Chung, H.C. Lin, and W. Hwang of NCTU, S.W. Sun and M. Ma of UMC, G. Chen of TSIA, B.T. Dai of ND L, M.J. Tsai and P.P. Tsai of ITRI, M. Yang of SIC R&D Center, K. Monahan of KLA Tencor, K. Inoue of ERI-JSPMI, and J. Candelaria of Freescale, K. Kakusima of TIT

References

- [1] *International Technology Roadmap for Semiconductors*, 2003 Edition, Semiconductor Industry Association (SIA), Austin, Texas: SEMATECH, USA.
- [2] H. Iwai, Future semiconductor manufacturing-challenges and opportunities, *IEDM Tech. Dig.*, 2004, pp. 1-16
- [3] H. Iwai, CMOS downsizing toward sub-100 nm, *Solid-State Electron.*, vol. 48, 2003, pp. 497-503
- [4] H. Iwai and S. Ohmi, Silicon integrated circuit technology from past to future, *Microelectron. Reliab.*, vol. 42, 2002, pp. 465-491
- [5] K. Kim, Memory technology in nano-era, *2005 IEEE EDS Colloquium (WIMNACT-7)*, 2005, pp. 231-261
- [6] H. S. Momose, M. Ono, T. Yoshitomi, et al, Tunneling gate oxide approach to ultra-high current drive in small-geometry MOSFETs, *IEDM Tech. Dig.*, 1994, pp.593-596
- [7] H. S. Momose, M. Ono, T. Yoshitomi, et al, 1.5 nm Direct-Tunneling Gate Oxide Si MOSFET's, *IEEE Trans. Electron Devices*, vol.43, 1996, pp.1233-1242
- [8] R. Chau, J. Kavalieros, B. Roberds, et al, 30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays, *IEDM Tech. Dig.*, 2000, pp.45-48
- [9] T. Yoshitomi, M. Saito, T. Ohguro, et al, Silicided Silicon-Sidewall Source and Drain (S⁴D) structure for high-performance 75-nm gate length pMOSFETs, *Symp. VLSI Technology*, 1995, pp.11-12
- [10] T. Yoshitomi, M. Saito, T. Ohguro, et al, Hot-Carrier Reliability of S⁴D n-MOSFETs, *ESSDERC '96*, 1996, pp. 65-68
- [11] R. Chau, J. Kavalieros, B. Doyle, A. Murthy, N. Paulsen, D. Lionberger, D. Barlage, R. Arghavani, B. Roberds, and M. Doczy, A 50nm depleted-substrate CMOS transistor, *IEDM Tech. Dig.*, 2001, pp.621-624
- [12] Y. Sasaki, C. G. Jin, H. Tamura, et al, B₂H₆ Plasma Dopong with In-situ He Pre-amorphization *Symp. VLSI Technology*, 2004, pp.180-181
- [13] I. Aiba, Y. Sasaki, K. Okashita, et al, Feasibility Study of Plasma Doping on Si Substrates with Photo-Resist Patterns *Int'l Workshop on Junction Technology(IWJT)*, 2005, pp.71-72
- [14] B. L. Yang, E. C. Jones, N. W. Cheung, et al, N⁺P ultra-shallow junction on silicon by immersion ion implantation, *Microelectron. Reliab.*, vol.38, 1998, 1489-1494
- [15] T. Morimoto, H. S. Momose, T. Inuma, et al, A NiSi salicide technology for advanced logic devices, *IEDM Tech. Dig.*, 1991, 653-656
- [16] T. Iizima, A. Nishiyama, Y. Ushiku, et al, A novel selective Ni₃Si contact plug technique for deep-submicron ULSIs, *Symp. VLSI Technology*, 1992, pp.70-71
- [17] K. Ismail, S. F. Nelson, J. O. Chu, and B. S. Meyerson, Eelectron transport properties of Si/SiGe heterostructures:

- Measurements and device implications, *Appl. Phys. Lett.*, vol.63, 1993, pp.660-662
- [18] J. Welsler, J. L. Hoyt, and J. F. Gibbons, NMOS and PMOS transistors fabricated in strained silicon/relaxed silicon-germanium structures, *IEDM Tech. Dig.*, 1992, pp.1000-1002
- [19] S. Takagi, T. Mizuno, T. Tezuka, et al, Channel structure design, fabrication and carrier transport properties of strained-Si/SiGe-on-insulator (strained-SOI) MOSFETs, *IEDM Tech. Dig.*, 2003, pp.57-60
- [20] R. Tsuchiya, M. Horiuchi, S. Kimura, et al, Silicon on thin BOX: A new paradigm of the CMOSFET for low-power and high-performance application featuring wide-range back-bias control, *IEDM Tech. Dig.*, 2004, pp.631-634
- [21] J. Cai, K. Rim, A. Bryant, K. Jenkins, et al, Performance comparison and channel length scaling of strained Si FETs on SiGe-on-insulator (SGOI), *IEDM Tech. Dig.*, 2004, pp.165-168
- [22] S. Monfray, D. Chanemougame, S. Borel, et al, SON (Silicon-on-nothing) technological CMOS platform: Highly performant devices and SRAM Cells, *IEDM Tech. Dig.*, 2004, pp.635-638
- [23] D. Hisamoto, T. Kaga, E. Takeda, Impact of Vertical SOI "DELTA" Structure on Planar Device Technology, *IEEE Trans. Electron Devices*, vol.38, 1991, pp.1419-1424
- [24] K. Suzuki, T. Tanaka, Y. Tosaka, et al, , Scaling theory for double-gate SOI MOSFET's, *IEEE Trans. Electron Devices*, vol.40, 1993, pp.2326
- [25] H.-S. Wong, D. Frank, and P. Solomon, Device design considerations for double-gate, ground-plane, and single-gated ultra-thin SOI MOSFET's at the 25 nm channel length generation, *IEDM Tech. Dig.*, 1998, pp.407-410
- [26] D. Hisamoto, W.-C. Lee, J. Kedzierski, et al, FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm, *IEEE Trans. Electron devices*, vol.47, 2000, pp.2320-2325
- [27] B. H. Lee, L. Kang, W. Qi, et al, , Ultrathin Hafnium Oxide with low leakage and excellent reliability for alternative gate dielectric application, *IEDM Tech. Dig.*, 1999, pp.133-136
- [28] H. Iwai, S. Ohmi, S. Akama, et al, Advanced gate dielectric materials for sub-100nm CMOS, *IEDM Tech. Dig.*, 2002, pp.625-628
- [29] S. Ohmi, C. Kobayashi, E. Tokumitsu, et al, , Low Leakage La₂O₃ Gate Insulator Film with EOTs of 0.8-1.2 nm, *the 2001 Int'l Conf. Solid State Devices and Materials (SSDM)*, 2001, pp.496-497
- [30] G. D. Wilk, R. M. Wallace, and J. M. Anthony, High-k gate dielectrics: current status and materials Properties Considerations, *J. Appl. Phys.*, vol.89, 2001, pp.5243-7275
- [31] H. Wong, K. L. Ng, N. Zhan, et al, Interface bonding structure of hafnium oxide prepared by direct sputtering of hafnium in oxygen, *J. Vac. Sci. Techno. B*, vol. 22, 2004, pp.1094-1100
- [32] S.H. Bae, W.P. Bai, H.C. Wen, et al Laminated Metal Gate Electrode with Tunable Work Function for Advanced CMOS, *Symp. VLSI Technology*, 2004, pp.188-189
- [33] J. K. Schaeffer, C. Capasso, L. R. C. Fonseca, et al, Challenges for the integration of metal gate electrodes, *IEDM Tech. Dig.*, 2004, pp.287-290
- [34] R. Jha, J. Lee, B. Chen, H. Lazar, J. Gurganus, N. Biswas, P. Majhi, G. Brown, and V. Misra, Evaluation of Fermi level pinning in low, midgap and high workfunction metal gate electrodes on ALD and MOCVD HfO₂ under high temperature exposure, *IEDM Tech. Dig.*, 2004, pp.295-298
- [35] S. Nitta, S. Purushothaman, S. Smith, M. Krishnan, D. Canaperi, T. Dalton, W. Volksen, R. D. Miller, B. Herbst, C. Hu, E. Liniger, J. Lloyd, M. Lane, D. L. Rath, M. Colburn, and L. Gignac, Successful dual damascene integration of extreme low k materials ($k < 2.0$) using a novel gap fill based integration scheme, *IEDM Tech. Dig.*, 2004, pp.321-324
- [36] H. Miyajima, K. Watanabe, K. Fujita, et al, Challenge of low-k materials for 130, 90, 65 nm node interconnect technology and beyond, *IEDM Tech. Dig.*, 2004, pp.329-332
- [37] F. Sato and A. Izumi, Moore's law has collapsed, *Deutsche Bank Report* (in Japanese) March 1,2004
- [38] P. P. Gelsinger, Microprocessor for the new millennium: Challenges, opportunities, and new frontiers, *IEEE Int'l Solid-State Circuits Conf. Tech. Digest (ISSCC)*, 2001, pp.22-23
- [39] M. Switkes and M. Rothschild, Resolution Enhancement of 157 nm Lithography by Liquid Immersion, *Journal of Microlithography, Microfabrication, and Microsystems*, vol.1, 2002, pp.225-228
- [40] C. M. Osburn and K. R. Bellur, Low parasitic resistance contacts for scaled ULSI devices, *Thin Solid Films*, vol.332, 1998, pp.428-436
- [41] T. Morimoto, T. Ohguro, H. S. Momose, et al, Self-Aligned Nickel-Mono-Silicide Technology for High-Speed Deep Submicrometer Logic CMOS ULSI, *IEEE Trans. Electron Devices*, vol.42, 1995, pp.915-922
- [42] H. Iwai, T. Ohguro, and H. Ohmi, NiSi salicide technology for scaled CMOS, *Microelectron. Eng.*, vol.60, 2002, pp.157-169
- [43] K. Takahashi and M. Ishino, Development of Three-dimensional Chip Stacking Technology *ECS Int'l Semiconductor Technology Conf.*, Shanghai, Session 4, 2004