

Future of Nano-CMOS Technology



June 4, 2007

*Tokyo Institute of Technology, Japan
Hiroshi IWAI*



- Electronics is the
Most important invention in the 20th century
- Electronics: Electronic Circuits or IC
- Electronic Circuits in 100 years

Vacuum tube → ULSI


Last year was 100 year anniversary



1906



Downsizing of the components has been the driving force for circuit evolution



1900	1950	1960	1970	2000
Vacuum Tube	Transistor	IC	LSI	ULSI
10 cm	cm	mm	10 μm	100 nm
10^{-1}m	10^{-2}m	10^{-3}m	10^{-5}m	10^{-7}m

In 100 years, the feature size reduced by one million times.

We have never experienced such a tremendous reduction in human history.

Downsizing

1. Reduce Capacitance

→ Reduce switching time of MOSFETs

Reduce power consumption

2. Increase number of Transistors

Increase functionality

→ Parallel processing

→ Increase circuit operation speed

Thus, downsizing of Si devices is the most important and critical issue.

Nano-CMOS:

What would be the
downsizing limit?

Many people wanted to say about the limit. Past predictions were not correct!!

Period	Expected limit(size)	Cause
Late 1970's	1 μ m:	SCE
Early 1980's	0.5 μ m:	S/D resistance
Early 1980's	0.25 μ m:	Direct-tunneling of gate SiO ₂
Late 1980's	0.1 μ m:	'0.1 μ m brick wall' (various)
2000	50nm:	Red brick wall (various)
2000	10nm:	Fundamental?


Historically, many predictions of the limit of downsizing.
VLSI text book written 1979 predict that 0.25 micro-meter would be the limit because of direct-tunneling current through the very thin-gate oxide.

INTRODUCTION TO **VLSI** SYSTEMS


CARVER MEAD • LYNN CONWAY




Transistor Scaling Continues



Downsizing limit?




Channel length?




5 nm gate length CMOS

Is a Real Nano Device!!





Length of 18 Si atoms




H. Wakabayashi
et.al, NEC

IEDM, 2003




Electron
wave
length

10 nm




Tunneling
distance

3 nm



Atom
distance


0.3 nm



Downsizing limit!

Channel length


Gate oxide thickness



Prediction now!


Electron
wave
length

10 nm




Tunneling
distance

3 nm



Atom
distance

0.3 nm



MOSFET operation

$L_g = 2 \sim 1.5 \text{ nm?}$




But, no one knows future!

Prediction now!


Electron
wave
length

10 nm




Tunneling
distance

3 nm



Atom
distance

0.3 nm



Gate length

Prediction at present



Practical limit
because of off-leakage
between S and D?

Lg = 5 nm?


MOSFET operation

Lg = 2 ~ 1.5 nm?



But, no one knows future!


Ultimate limitation



Lg: Gate length downsizing will continue to another 10-15 years 14

0.8 nm Gate Oxide Thickness MOSFETs operates!!

0.8 nm: Distance of 3 Si atoms!!




- 1.2nm physical SiO₂ in production (90nm logic node)
- 0.8nm physical SiO₂ in research transistors

By Robert Chau, IWGI 2003

There is a solution!

To use high-k dielectrics




However, very difficult and big challenge!

Remember MOSFET had not been realized
without Si/SiO₂!

New material research will give us many future possibilities and the most important for Nano-CMOS!

Not only for high-k!




New materials are important for Not only nano-CMOS logic MOSFETs, But also for new memories!

Limit of high-density memories, such as flash, DRAM will be solved by new materials.

Flash: floating gate \rightarrow gate insulator charge trap
like SONOS, MNOS


DRAM \rightarrow New high-k insulator

New memory \rightarrow PRAM, RRAM




1970s: 10 years after single MOSFETs,


**PMOS 1kbit
DRAM
Toshiba(1974)**




**NMOS 1k bit
SRAM Toshiba
(1974)**



6 μm NMOS LSI in 1974




magnification
↓



<u>Layers</u>	<u>Materials</u>	<u>Atoms</u>
1. Si substrate	1. Si	1. Si
2. Field oxide	2. SiO ₂	2. O
3. Gate oxide	3. BPSG	3. P
4. Poly Si	4. Al	4. B
5. S/D	5. PSG	5. Al
6. Interlayer		(H, N, Cl)
7. Aluminum		20
8. Passivation		

New materials

Just examples!
Many other candidates




Y. Nishi, Si Nano Workshop, 2006,

(S. Sze, Based on invited talk at Stanford Univ., Aug. 1999)

Now: After 45 Years from the 1st single MOSFETs

**32 Gb and 16Gb NAND,
SAMSUNG**



Samsung's NAND flash trend

Capacity	Node	Announcement	Product
512Mbit	120nm	2000	2001
1Gbit	100nm	2001	2002
2Gbit	90nm	2002	2003
4Gbit	70nm	2003	2004
8Gbit	60nm	2004	2005
16Gbit	50nm	2005	2006
32Gbit	40nm	2006	2007?
256Gbit	20nm	2010	2011?

Even Tbit is possible!

Already 32 Gbit:

larger than that of world population
comparable for the numbers of neurons
in human brain

Samsung announced 256 Gbit will be produced in 2010.


Only 4 years from now.

256Gbit: larger than those of # of stars in galaxies



What will be the roadmap after 2020?

More Moore and More than Moore




Question what is the other side of the cloud?

ITRS 2005 Edition

http://strj-jeita.elisasp.net/pdf_ws_2005nendo/9A_WS2005IRC_Ishiuchi.pdf

Question: Will CMOS end in 2020?

Three Stages in Silicon Nanoelectronics




1. CMOS Extension

3. Beyond CMOS


2. New Functions Added to CMOS

New Concept for Roadmap


Evolution of Extended CMOS Continues!!



Scaling Gets Tougher at Smaller Dimensions



Intel continues to develop and implement new materials and structures to meet the challenge



After 2020

There is no decrease in gate length around at 5 nm due to subthreshold leakage.

It is not useful to reduce the gate length any more for increasing the drain current, because the conduction is already semi-ballistic.

What is important for keeping Moore Law, then?

→ Increase drain current drive under low drain voltage in order to reduce the power consumption.

Selection of MOSFET structure

For suppression of I_{off} , the structure will be Fin-FET type

High-conduction at low voltage

1 . 1D conduction → Nano-wire, Nano-tube FET

2 . Increase number of quantum channel →


Band engineering, CNT(Carbon Nano-tube Transistor)

3 . Increase the number of wire or tube →


3D integration of wires and tubes

High-integration, low cost production,


no-small-geometry lithography → CNT



Our new roadmap



経産ナノエレPJT(2007~2012) 我々が提案する今後30年のExtended CMOSの開発のロードマップ




1D conduction per one quantum channel:

$$G = 2e^2/h = 80 \mu\text{S/wire or tube}$$



regardless of gate length and channel material

But this value has not been obtained yet,


due to reflection of carriers from drain, surface roughness and mechanical stress



Increase the number of wires



Lateral growth of CNT



Thank you
for your attention!