A study of electrical interface properties in nanowire MOSFETs based on mobility and low-frequency noise characterizations

A dissertation submitted to the Department of Electronics and Applied Physics, Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology

Masahiro Koyama

Yokohama, Japan
March 2015

Supervisor: Prof. Hiroshi Iwai
Co-Supervisor: Prof. Kuniyuki Kakushima
Abstract

In this thesis, the gate oxide/channel interface properties were experimentally and comprehensively investigated by carrier transport and low-frequency noise (LFN) characterizations in ultra-scaled nanowire (NW) MOSFETs. NW MOSFETs, which have aggressively downscaled cross-section of the body, are strong candidates for near future CMOS technology nodes. However, the interface quality could be a critical issue due to the NW body formed by etching process, the multiple surface orientations, the large surface/volume ratio, and additional strain technology to enhance the performance. The understanding of carrier transport and channel interface quality in NW MOSFETs with advanced high-\(\kappa\)/metal gate is thus particularly important and needs experimental and theoretical investigations. LFN provides deep insights into the interface properties in MOSFETs and the characterization has no lower limit of the necessary channel area. LFN measurement can be thus a powerful characterization technique for ultra-scaled NW MOSFETs. Also, extraction of fitting mobility (such as low-field mobility) by Y-function method is an efficient method for the evaluation of carrier transport in ultra-scaled FETs.

Our NW MOSFETs were fabricated from fully-depleted silicon-on-insulator (FD-SOI) substrate, and with Hf-based high-\(\kappa\)/metal gate stack (HfSiON/TiN) in order to reduce detrimental effects by device downsizing. In addition, strain technologies to the channel were additively processed to efficiently improve the MOSFET's performance. Tensile strained-SOI substrate was used for NMOS FETs, whereas compressive stressors were used for PMOS devices. Compressively strained Si channel was processed by raised SiGe S/D and CESL formations. In addition, strained SiGe channel was also fabricated for further high-performance PMOS FETs.

Firstly, the most common \(I_d-V_g\) characteristics were studied in single-channel \(\Omega\)-gate NW MOSFETs to understand the basic performance. The reference SOI NWs successively provided the excellent static control down to short channel device with \(L_g=17\text{nm}\). The stressors dramatically enhanced the on-current owing to a modification of the channel energy-band structure. Then, low-field mobility in single-channel NW devices was characterized and also demonstrated large improvement of the performance by stressors. \(L_g\) dependent mobility degradation was observed in NW devices as with planar MOSFETs, highlighting the specific behavior in NW architecture. The mobility
Abstract

extraction exhibits the effectiveness for MOSFET’s performance evaluation even for ultra-scaled single-channel NW architecture.

The LFN investigation was effectively applied for the evaluation of various technological and architectural parameters. Carrier number fluctuations with correlated mobility fluctuations (CNF+CMF) model described the 1/f noise behavior in all our devices down to the shortest and narrowest NW MOSFET. The drain current noise behavior was basically similar in both N- and PMOS devices regardless of device technological splits. Larger 1/f noise stemming from S/D regions in PMOS devices was perfectly interpreted by the CNF+CMF model completed with a term of R_{SD} fluctuations. This observation highlighted an advantage of SGOI NW with the lowest level of S/D region noise.

Geometrical variations with W_{top} and L_{g} altered the CNF component, the flat-band voltage noise S_{Vfb}, with simple impact of device scaling (reciprocal to both W_{tot} and L_{g}). No significant impact of surface orientation difference between the channel (100) top and (110) side-walls was observed. The scaling regularity with both W_{tot} and L_{g}, without quantum confinement, could be attributed to the use of HfSiON/TiN gate stack and the carrier transport occurring mostly in 2D surfaces of top and side-walls even in NW geometry. Meanwhile, the CMF factor, Coulomb scattering parameter \alpha_{sc}\mu_{eff}, was not altered by decreasing dimensions or 3D structure impacts, while the mobility strongly depends on the impacts.

Extracted oxide trap density N_{t} was roughly steady with scaling, architecture, and technological parameter impacts. Simple separation method of the contributions between channel top surface and side-walls was demonstrated in order to evaluate the difference. It revealed that the oxide quality on (100) top and on (110) side-walls was roughly comparable in all the [110]-oriented devices. The N_{t} values lie in similar order as the recently reported data. Consequently, an excellent quality of the interface with HfSiON/TiN gate stack was sustained for all our technological and geometrical splits.

Finally, the both strained and unstrained NWs fulfilled the 1/f LFN requirements stated in the ITRS in 2013 for future CMOS logic node with MG FETs. Consequently, we concluded that the appropriate strain technologies powerfully provide improvement of both carrier transport and 1/f LFN properties for future CMOS circuits consisting of NW FETs, without a significant concern about the oxide/channel interface quality.
Acknowledgments

I would like to thank foremost my supervisor, Professor Hiroshi Iwai for his valuable guidance, support, and encouragement throughout my study.

I am also grateful to Professor Kenji Natori, Professor Yoshinori Kataoka, Professor Kazuo Tsutsui, Professor Hitoshi Wakabayashi, and Professor Kuniyuki Kakushima at Tokyo Institute of Technology for reviewing the thesis and for helpful comments and advices.

All studies in this thesis were performed at CEA LETI in Grenoble, France. I would like to thank Professor Gérard Ghibaudo at Grenoble INP, and Dr. Mikaël Cassé at CEA LETI profoundly for their passionate tutelage, encouragement, and thoughtful supports. I am also deeply grateful to Dr. Simon Deleonibus, Dr. Gilles Reimbold, Dr. Sylvain Barraud, Dr. Rémi Coquand, and Ms. Estelle Brague at CEA LETI for their fruitful collaboration and great help. All researchers and engineers with whom I have worked are also gratefully acknowledged.

I would like to thank Professor Takeo Haitori, Professor Akira Nishiyama, and Professor Nobuyuki Sugii at Tokyo Institute of Technology for their worthful advisements. I am also thankful to research colleagues of Iwai-Kakushima laboratory for the friendship, and to secretaries of the laboratory, Ms. Akiko Matsumoto and Ms. Masako Nishizawa, for their kind assistance.

This work was partially carried out in the frame of the STMicroelectronics/IBM/CEA-LETI joint program and by the French Public Authorities through NANO 2017 program.
Acknowledgments

To my family
for everything to date
# Table of Contents

Abstract \hspace{1cm} i

Acknowledgements \hspace{1cm} iii

List of Tables \hspace{1cm} ix

List of Figures \hspace{1cm} x

List of Symbols, Acronyms, and Abbreviations \hspace{1cm} xix

## Chapter 1. Introduction

1.1 MOSFET downscaling \hspace{1cm} 2
   1.1.1 Moore's law \hspace{1cm} 2
   1.1.2 Power consumption of CMOS logic circuits \hspace{1cm} 4
   1.1.3 End of scaling era? \hspace{1cm} 7

1.2 MOSFETs for the next technological nodes \hspace{1cm} 11
   1.2.1 Fundamentals of MOSFET \hspace{1cm} 11
      1.2.1.1 MOSFET as a switch
      1.2.1.2 Threshold voltage
      1.2.1.3 Subthreshold swing
      1.2.1.4 Short-channel effects

   1.2.2 Key concepts for advanced MOSFET \hspace{1cm} 18
      1.2.2.1 FD-SOI devices
      1.2.2.2 Multi-gate devices
      1.2.2.3 High-κ dielectric/metal gate system
      1.2.2.4 Strain technology

1.3 Low-frequency noise \hspace{1cm} 33
   1.3.1 Main noise sources \hspace{1cm} 35
      1.3.1.1 Thermal noise
      1.3.1.2 Shot noise
      1.3.1.3 Generation-recombination (g-r) noise
# Table of Contents

1.3.1.4 Random-telegraph-signal (RTS) noise  
1.3.1.5 1/f noise

1.3.2 Low-frequency noise in MOSFET  
1.3.2.1 LFN measurements as a diagnostic tool  
1.3.2.2 Hooge empirical model - Mobility fluctuations  
1.3.2.3 McWhorter model - Carrier number fluctuations  
1.3.2.4 CNF+CMF model

1.4 Purposes and scopes of this work  
1.5 References

## Chapter 2. Nanowire MOSFETs fabrication

2.1 Process step overview  
2.2 Key device parameters  
2.2.1 Architectural splits  
2.2.2 High-κ/metal gate stack  
2.2.3 Additional H₂ anneal  
2.2.4 Tensile strained-SOI (sSOI) devices for NMOS  
2.2.5 Compressively strained SiGe-on-insulator (SGOI) for PMOS  
2.2.6 Additional strain sources: SiGe source/drain and CESL  
2.3 Descriptions of all the device parameters  
2.4 References

## Chapter 3. Measurement methods

3.1 \(I_D-V_G\) measurement  
3.2 \(C_{ge}-V_g\) measurement  
3.3 Mobility extraction  
3.3.1 Effective mobility  
3.3.2 Low-field mobility  
3.4 Low-frequency noise measurement  
3.5 References
Table of Contents

Chapter 4. Carrier transport characterizations

4.1 $I_d$-$V_g$ characteristics 114
  4.1.1 Threshold voltage 116
  4.1.2 Drain induced barrier lowering 119
  4.1.3 Subthreshold swing 122
  4.1.4 Challenge of $I_{ON}$ enhancement 124

4.2 Temperature dependent Effective mobility 128
  4.2.1 Extraction of contributions of side-wall and top surfaces 130
  4.2.2 Tri-gate vs. omega-gate 132
  4.2.3 Impact of tensile strain 134

4.3 Low-field mobility 140
  4.3.1 Dependence property on gate length 140
  4.3.2 Mobility degradation factor 145
  4.3.3 Evaluation of source/drain series resistance 146

4.4 References 147

Chapter 5. Low-frequency noise characterizations

5.1 1/f noise behavior and CNF+CMF model 153
  5.1.1 Comparison between experimental data and CNF+CMF model 157
  5.1.2 Impact of 1/f noise stemming from source/drain regions 162
  5.1.3 Flat-band voltage noise 166
    5.1.3.1 Extraction
    5.1.3.2 Influence of scalability
  5.1.4 Coulomb scattering parameter 169
    5.1.4.1 General feature
    5.1.4.2 Comparison with transport parameter: low-field mobility

5.2. Oxide trap density 171
  5.2.1 General tendency 171
  5.2.2 Assessment of the contribution of the different surface orientations 174
  5.2.3 Interface quality comparison with charge pumping measurement 177

5.3 Drain bias influence 178
## Table of Contents

5.4 Comparison with ITRS requirements for 1/f LFN 180  
5.5 References 185  

Chapter 6. Summary and conclusions 191  
6.1 Carrier transport characterizations 192  
6.2 Low-frequency noise characterizations 194  
6.3 Feature of advanced NW MOSFETs 195  
6.4 Future perspectives 196  
6.5 References 197  

List of publications and presentations 200
List of Tables

Chapter 1

Tab.1-1. Scaling MOSFET device and circuit parameters [1-9].

Tab.1-2. Previous reports of MG FETs with conventional gate oxide.

Tab.1-3. Previous reports of MG FETs with Hf-based high-κ/metal gate stack.

Chapter 2

Tab.2-1. Summary of all our technological and architectural parameters for NMOS devices.

Tab.2-2. Summary of all our technological and architectural parameters for PMOS devices.

Chapter 4

Tab.4-1. Brief summary of strain effect on carrier transport along [110]-oriented channel for various stress configurations.

Tab.4-2. Extracted power law exponent $\gamma$ in the temperature dependence of maximum mobility $\mu_{\text{max}} \sim T^{-\gamma}$.

Chapter 5

Tab. 5-1. Summary of the extracted $\alpha_{\text{sc}} \mu_{\text{eff}}$ and $S_{\text{Rsd}}$ values in Fig.5-10 with the extracted S/D series resistance RSD for NWs in Fig.4-29.

Tab. 5-2. ITRS requirements data of $L_g$, $V_{dd}$, and $V_d$ conditions for high performance (HP) and low standby power (LSTP) logic circuits consisting of MG FETs [5-53].
List of Figures

Chapter 1

Fig. 1-1. The evolution of MOSFET minimum feature size (gate length) and the density of MOSFETs in microprocessors over time [1-10].

Fig. 1-2. (a) Circuit schematic of CMOS inverter. Equivalent circuits of (b) pull-up and (c) pull-down conditions.

Fig. 1-3. Total chip dynamic and static power dissipation trends based on the International Technology Roadmap for Semiconductors [1-14].

Fig. 1-4. Recent MOSFET architectures and process nodes released by Intel Corporation [1-15].

Fig. 1-5. Schematic of MOSFET structure based on silicon-on-insulator (SOI) technology [1-18].

Fig. 1-6. ITRS 2011 “equivalent scaling” process technologies timing compared to overall roadmap technology characteristics (ORTC) and industry “node” naming [1-19].

Fig. 1-7. ITRS requirements for future high performance (HP) and low standby power (LSTP) logic circuits consisting of MG FETs [1-21].

Fig. 1-8. A schematic view of a classical bulk n-channel MOSFET [1-10].

Fig. 1-9. A schematic of three regions in the $V_g$ and $V_d$ both dependent MOSFET operation.

Fig. 1-10. Band diagram of an ideal n-type metal-insulator-semiconductor capacitor under strong inversion [1-22].

Fig. 1-11. The drain current as a function of the gate voltage in a MOSFET [1-10].

Fig. 1-12. Illustration of short-channel effects [1-10]. (a) The DIBL and (b) the SS increase impacts are shown in the relationship between the drain current $I_d$ and the gate voltage $V_g$.

Fig. 1-13. Process flow schematics of SOI substrate fabrication by Smart Cut™ technology [1-27].

Fig. 1-14. Equivalent circuits of (a) bulk Si and (b) FD-SOI MOSFETs for capacitance.

Fig. 1-15. Illustration of $C_{tot-V_g}$ characteristic in bulk Si NMOS FET [1-36].
List of Figures

Fig. 1-16. Types of MG MOSFETs. (a) SOI DG FinFET, (b) SOI tri-gate FET, (c) SOI Π-gate FET, (d) SOI Ω-gate FET, (d) SOI quadruple-GAA FET, and (e) bulk tri-gate FET [1-10].

Fig. 1-17. Dependence of DIBL and SS on the scaling parameter [1-38].

Fig. 1-18. Array of Si NW on oxide (×50 channels) obtained by SEM [1-49].

Fig. 1-19. Conduction and valence band offsets for various dielectrics [1-61~1-63].

Fig. 1-20. Band gap energy as a function of relative permittivity for various dielectrics [1-61~1-63].

Fig. 1-21. Diagram of degenerate conduction and valence bands splitting owing to strain effect.

Fig. 1-22. An illustration of typical noise waveform [1-97].

Fig. 1-23. A Lorentzian shaped PSD, plotted for the RTS noise waveform in Fig.4-3 [1-97].

Fig. 1-24. Schematic description of RTS noise, exemplified for a MOSFET [1-97].

Fig. 1-25. Superposition of 4 Lorentzians giving a total spectrum that approximately exhibits a 1/f dependence over several decades of frequency [1-97].

Fig. 1-26. The PSD for low-frequency noise and white noise plotted vs. frequency [1-97].

Fig. 1-27. Schematic illustration of electrons in the channel of a MOSFET moving in and out of traps, giving rise to fluctuations in the inversion charge density and thereby the drain current [1-97].

Fig. 1-28. Schematic of the mobility fluctuation noise and carrier number fluctuation noise from subthreshold to the strong inversion regime.

Fig. 1-29. Energy band diagram showing the tunneling transitions of electrons between the conduction band and traps in the gate oxide, (i) corresponds to direct tunneling and (ii) to indirect tunneling via interface traps [1-97].

Fig. 1-30. Schematic of the mobility fluctuation noise and carrier number fluctuation noise from subthreshold to the strong inversion regime.

Fig. 1-31. Oxide trap density Nt variation with nitrogen percentage for p- and n-channel devices [1-185].

Fig. 1-32. Gate leakage and corresponding 1/f-noise for varying Hf content [1-132].
List of Figures

Fig. 1-33. Low-frequency noise of Si and c-strained SiGe NWs [1-53].

Fig. 1-34. Effective trap density versus gate voltage overdrive for the 30-fin triple-gate devices (W_FIN=60nm, L=1μm) and planar devices (W×L=1μm×1μm) [1-130].

Fig. 1-35. Averaged noise spectral densities (symbols) <S_{ld}/I_d> and (lines) <(g_m/I_d)^2> versus I_d at V_d=0.1V and f=10Hz for 7-, 9-, and 12-nm d_NW, respectively [1-150].

Fig. 1-36. Electron density mappings of NW FET with (a) V_g-V_t=0V and (b) 0.5V, demonstrating the charge-centroid position (red in color) moving to the corners of the NW with increasing V_g [1-149].

Fig. 1-37. Change in electron density along a diagonal (corner) and from the center of an edge in Fig.1-36 as a function of distance from the interface for (a) V_g-V_t=0V and (b) 0.5V, showing that the peak position p_{pk} of the electron density in the NW is much further from the interface than that of a planar FET [1-149].

Fig. 1-38. Relationship between equivalent oxide traps per unit area N_t and scattering parameter α and with different Ge content of SRB layers [1-192].

Fig. 1-39. ITRS requirements for future high performance (HP) and low standby power (LSTP) logic circuits consisting of MG FETs [1-21].

Fig. 1-40. Outline diagram in this work on electrical characteristics of the gate oxide/channel interface in ultra-scaled NW MOSFETs.

Chapter 2

Fig. 2-1. Process integration schematic of our MOSFETs.

Fig. 2-2. Cross-sectional TEM micrographs of 3D-stacked SNWTs with high-κ/metal gate stacks. Impact of H_2 annealing [2-8].

Fig. 2-3. Effective electron mobility as a function of inversion charge density for 1-level-SNWTs with and without H_2 annealing for different temperatures [2-9].

Fig. 2-4. Schematic representation of the different strain-engineering approaches [2-21].

Fig. 2-5. The lattice arrangement of strained Si layer on the virtual Si_{1-x}Ge_x substrate structures with increasing the Ge concentration in steps or linearly [2-12].
List of Figures

Fig. 2-6. Process schematics of sSOI substrate preparation [2-25].

Fig. 2-7. Schematic of lateral strain relaxation occurred in sSOI TGNW structure.

Fig. 2-8. Schematic of SGOI substrate preparation by Ge condensation technique.

Fig. 2-9. Cross-sectional TEM picture of final SiO₂/SiGe/BOX structure after Ge condensation process [2-33].

Fig. 2-10. Effective hole mobility of Si, strained and un-strained SiGe NWs. [2-8].

Fig. 2-11. Cross-sectional TEM image of a perfect interface between Si_{0.8}Ge_{0.2} channel and raised Si_{0.7}Ge_{0.3} S/D with doped B in Ω-gate NW FET [2-33].

Fig. 2-12. Schematic and cross-sectional TEM image of Ω-gate NW MOSFETs.

Chapter 3

Fig. 3-1. I_d-V_g characteristics of the narrowest NW FETs with L_g≈110nm for all the technological parameters in (a) NMOS and (b) PMOS devices.

Fig. 3-2. C_{gc}-V_g characteristics of the widest FET and narrowest multiple 50-channel NW with L_g=10µm in both SOI N- and PMOS devices.

Fig. 3-3. Schematic exhibiting the three dominant scattering mechanisms which limit carrier mobility of MOSFET, and the temperature dependent mobility behavior from 300K down to 20K on 10µm-wide NMOS FET.

Fig. 3-4. Illustration of the relationship between μ_{eff} and μ₀ on (a) NMOS and (b) PMOS cases.

Fig. 3-5. Schematic of the LFN measurement system 3PNMS with PBA2 and DUT.

Chapter 4

Fig. 4-1. I_d-V_g characteristics as a function of L_g in the narrowest NWs for (a,b) SOI and (c,d) sSOI NMOS devices with comparison between (a,c) linear (V_d=40mV) and (b,d) saturation (V_d=0.9V) regions.

Fig. 4-2. I_d-V_g characteristics as a function of L_g in the narrowest NWs for (a,b) SOI and (c,d) SGOI PMOS devices with comparison between (a,c) linear (V_d=-40mV) and (b,d) saturation (V_d=-0.9V) regions.
List of Figures

Fig. 4-3. Threshold voltage $V_t$ as a function of $L_g$ extracted at linear ($|V_d|=40\text{mV}$) and saturation ($|V_d|=0.9\text{V}$) regions in the widest and the narrowest NW FETs for SOI (a) NMOS and (b) PMOS devices.

Fig. 4-4. Threshold voltage $V_t$ as a function of $L_g$ in the narrowest NMOS NWs at (a) linear ($V_d=40\text{mV}$) and (b) saturation ($V_d=0.9\text{V}$) regions for all the technological parameters.

Fig. 4-5. Threshold voltage $V_t$ as a function of $L_g$ in the narrowest PMOS NWs at (a,c) linear ($V_d=-40\text{mV}$) and (b,d) saturation ($V_d=-0.9\text{V}$) regions for all the technological splits.

Fig. 4-6. Extracted DIBL as a function of $L_g$ in the widest and the narrowest NW FETs for SOI (a) NMOS and (b) PMOS devices.

Fig. 4-7. Extracted DIBL as a function of $L_g$ in the narrowest NMOS NWs for all the technological parameters.

Fig. 4-8. Extracted DIBL as a function of $L_g$ in the narrowest PMOS NWs for all the technological splits.

Fig. 4-9. Subthreshold swing SS as a function of $L_g$ in the widest and the narrowest NW FETs for SOI (a) NMOS and (b) PMOS devices.

Fig. 4-10. Subthreshold swing SS as a function of $L_g$ in the narrowest NMOS NWs at (a) linear ($V_d=40\text{mV}$) and (b) saturation ($V_d=0.9\text{V}$) regions for all the technological parameters.

Fig. 4-11. Subthreshold swing SS as a function of $L_g$ in the narrowest PMOS NWs at (a,c) linear ($V_d=-40\text{mV}$) and (b,d) saturation ($V_d=-0.9\text{V}$) regions for all the technological splits.

Fig. 4-12. (a) Extracted $I_{ON}$ and (b) the gain compared with reference SOI as a function of $L_g$ in the narrowest NMOS NWs for all the technological parameters.

Fig. 4-13. (a) Extracted $I_{ON}$ and (b) the gain compared with reference SOI as a function of $L_g$ in the narrowest PMOS NWs for all the technological splits.

Fig. 4-14. $I_{ON}$-$I_{OFF}$ performance in the narrowest NW (a) NMOS and (b) PMOS FETs with comparison of stressor impacts.

Fig. 4-15. Effective mobility $\mu_{eff}$ extracted as a function of $N_{inv}$ in SOI TGNW and wide FETs at varying temperatures (from 300 K down to 20 K) for (a) NMOS and (b) PMOS devices.
List of Figures

Fig. 4-16. Effective mobility $\mu_{\text{eff}}$ extracted as a function of $N_{\text{inv}}$ in SOI TGNW NMOS FETs with $W_{\text{top}}=10\text{nm}$ and $W_{\text{top}}=30\text{nm}$ at varying temperatures (from 300K down to 20K).

Fig. 4-17. Extraction of the (100) top and (110) side-wall mobility contributions at 300K in SOI TGNW FETs as a function of $N_{\text{inv}}$ for (a) NMOS with $W_{\text{top}}=10\text{nm}$ and (b) PMOS with $W_{\text{top}}=30\text{nm}$.

Fig. 4-18. Extraction of the $\mu_{\text{top}}$ and $\mu_{\text{side-wall}}$ contributions at 50K in SOI TGNW FETs with $W_{\text{top}}=10\text{nm}$ as a function of $N_{\text{inv}}$ for (a) NMOS and (b) PMOS devices.

Fig. 4-19. Effective mobility $\mu_{\text{eff}}$ as a function of $N_{\text{inv}}$ extracted at varying temperatures for SOI TG and $\Omega_G$ NW (a) NMOS and (b) PMOS devices.

Fig. 4-20. Effective mobility $\mu_{\text{eff}}$ as a function of $N_{\text{inv}}$ extracted at varying temperatures in SOI wide FET with or without additional H$_2$ anneal process for (a) NMOS and (b) PMOS devices.

Fig. 4-21. Effective mobility $\mu_{\text{eff}}$ as a function of $N_{\text{inv}}$ extracted at varying temperatures, showing (a) comparison between sSOI wide FET and TGNW devices, and (b) comparison between SOI and sSOI TGNW FETs.

Fig. 4-22. Effective mobility $\mu_{\text{eff}}$ at high $N_{\text{inv}}$ as a function of $W_{\text{top}}$ for SOI and sSOI (a,b) NMOS and (c,d) PMOS FETs at room temperature (300K) with comparison between (a,c) TG and (b,d) $\Omega_G$ devices.

Fig. 4-23. Effective mobility $\mu_{\text{eff}}$ extracted at high $N_{\text{inv}}$ as a function of temperature in (a,c) SOI and (b,d) sSOI devices for (a,b) NMOS and (c,d) PMOS FETs.

Fig. 4-24. Maximum mobility $\mu_{\text{max}}$ extracted as a function of temperature in SOI and sSOI (a) NMOS and (b) PMOS TGNW FETs.

Fig. 4-25. Low-field mobility $\mu_0$ as a function of $L_g$ with comparison between the widest FETs and narrowest NWs in reference SOI (a) NMOS and (b) PMOS devices.

Fig. 4-26. Low-field mobility $\mu_0$ as a function of $L_g$ with comparison among NMOS technological splits in (a) the widest FET and (b) the narrowest NW devices. (c,d) Summary of $\mu_0$ gain compared with reference SOI case.

Fig. 4-27. Low-field mobility $\mu_0$ as a function of $L_g$ with comparison among PMOS technological splits in (a,b) the widest FET and (c,d) the narrowest NW devices. (e,f) Summary of $\mu_0$ gain compared with reference SOI case.

Fig. 4-28. Mobility degradation factor $\alpha_\mu$ in the widest FETs and narrowest NWs for all the technological parameters.
List of Figures

Fig. 4-29. Normalized source/drain resistance $R_{SD}$ in the widest FETs and narrowest NWs for all the technological splits.

Chapter 5

Fig. 5-1. $S_{id}/I_d^2$ as a function of frequency in the (a) SOI and (b) sSOI narrowest $\Omega$-gate NW NMOS FETs with $L_g$~110nm, showing good 1/f behavior at threshold voltage ($V_g=V_t$) up to strong inversion region.

Fig. 5-2. $S_{id}/I_d^2$ as a function of frequency in the SOI and SGOI narrowest $\Omega$-gate NW PMOS FETs with $L_g$=107-108nm, showing good 1/f behavior at threshold voltage ($V_g=V_t$).

Fig. 5-3. (a) $S_{id}/I_d^2$ as a function of frequency in the narrowest SOI $\Omega$-gate NW NMOS FETs with $L_g$=113nm, showing large 1/f$^2$ noise components at threshold voltage ($V_g=V_t$). $I_d$ fluctuation as a function of time for sampling frequency of (b) $f$=1kHz, (c) $f$=40kHz, and (d) $f$=1MHz.

Fig. 5-4. (a) $S_{id}/I_d^2$ as a function of frequency in the narrowest SOI $\Omega$-gate NW NMOS FETs with $L_g$=28nm, showing large 1/f$^2$ noise components at threshold voltage ($V_g=V_t$). $I_d$ fluctuation as a function of time for sampling frequency of (b) $f$=1kHz, (c) $f$=40kHz, and (d) $f$=1MHz.

Fig. 5-5. $S_{id}/I_d^2$ as a function of frequency in the narrowest SOI $\Omega$-gate NW NMOS FETs with (a) $L_g$=113nm and (b) short channel $L_g$=23-28nm, showing 1/f behavior in low-frequency region at threshold voltage ($V_g=V_t$).

Fig. 5-6. $I_d$ dependent (symbols) $S_{id}/I_d^2$ and (lines) corresponding ($g_m/I_d$)$^2$ curve characteristics normalized by channel size parameters ($W_{tot}$ and $L_g$) in reference SOI wide FETs and the narrowest NWs compared with (a) [100]-oriented SOI, (b) SOI with additional $H_2$ anneal, and (c) sSOI for NMOS devices.

Fig. 5-7. $I_d$ dependent (symbols) $S_{id}/I_d^2$ and (lines) corresponding ($g_m/I_d$)$^2$ curve characteristics normalized by channel size parameters ($W_{tot}$ and $L_g$) in wide FETs and the narrowest NWs for (a) SOI, (b) SG-SD, and (c) SGOI for PMOS devices.

Fig. 5-8. Comparison of 3-types of PMOS device variants; SOI, SG-SD, and SGOI, in $I_d$ dependent (symbols) $S_{id}/I_d^2$ and (lines) corresponding ($g_m/I_d$)$^2$ curve characteristics normalized by $W_{tot}$ and $L_g$ for (a) wide FETs and (b) the narrowest NWs.

Fig. 5-9. Schematic of defects in spacers 1 and 2 and/or in Si film contributing to $R_{SD}$ fluctuations in SOI MOSFET architecture.
List of Figures

Fig. 5-10. $I_d$ dependent (symbols) $S_{id}/I_a^2$ and (lines) corresponding $(g_m/I_a)^2$ curves with consideration of the $\alpha_{sc}\mu_{eff}$ and $S_{Rsd}$ term shown in Eq. (5-1), showing (a) the narrowest NW vs. wide FETs in SOI devices, and SiGe S/D vs. SGOI devices in (b) NWs, and in (c) wide FETs.

Fig. 5-11. Hooge parameter $\alpha_H$ as a function of gate voltage overdrive $V_{gt}$ for various technological splits in the narrowest (a) NMOS and (b) PMOS NW FETs.

Fig. 5-12. (Symbols) $S_{Vg}^{1/2}$ versus $I_d/g_m$ characteristics and (lines) the linear regression for extraction of $S_{Vfb}$ and $\alpha_{sc}\mu_{eff}$ in (a) wide and (b) 1ch-TGNW both N- and PMOS FETs.

Fig. 5-13. Flat-band voltage noise $S_{Vfb}$ as a function of (a) $W_{tot}$ and (b) $L_g$ for all the technological splits in NMOS devices.

Fig. 5-14. Flat-band voltage noise $S_{Vfb}$ as a function of (a) $W_{tot}$ and (b) $L_g$ for all the technological parameters in PMOS devices.

Fig. 5-15. Coulomb scattering parameter $\alpha_{sc}\mu_{eff}$ as a function of the channel area $W_{tot}L_g$ in all the devices with single-channel for (a) NMOS and (b) PMOS FETs.

Fig. 5-16. Coulomb scattering parameter $\alpha_{sc}\mu_{eff}$ as a function of low-field mobility $\mu_0$ extracted in Figs.4-26b and 4-27d for the narrowest NW (a) NMOS and (b) PMOS FETs.

Fig. 5-17. Oxide trap density $N_t$ as a function of (a) $W_{tot}$ and (b) $L_g$ for all the technological splits in NMOS devices.

Fig. 5-18. Oxide trap density $N_t$ as a function of (a) $W_{top}$ and (b) $L_g$ for all the technological parameters in PMOS devices.

Fig. 5-19. $N_t$ averaged for $L_g$ in wide and NW FETs for (a) NMOS and (b) PMOS devices, with comparison between SOI and sSOI for NMOS, and among SOI, cSG-S/D, and SGOI for PMOS.

Fig. 5-20. (a) Demonstration of the extraction and (b) the extracted $N_t$ contribution of top surface and side-walls by the $N_t$ separation method for all the NMOS devices.

Fig. 5-21. (a) Demonstration of the extraction and (b) the extracted $N_t$ contribution of top surface and side-walls by the $N_t$ separation method for all the PMOS devices.

Fig. 5-22. Schematics of the experimental set-up used for charge pumping spectroscopy [5-50].
List of Figures

Fig. 5-23. Mean $D_n$ obtained by CP measurement as a function of $W_{top}$ in wide gated P-i-N diode and 75-multiple channel NW devices.

Fig. 5-24. $V_d$ impact for $S_{1d}/I_d^2-I_d$ characteristics of the narrowest NW NMOS FETs in (a) SOI ($L_g=113$nm) and (b) sSOI ($L_g=107$nm).

Fig. 5-25. $V_d$ impact for $S_{1d}/I_d^2-I_d$ characteristics of the narrowest NW PMOS FETs with short channel in (a) SOI ($L_g=17$nm) and (b) SGOI ($L_g=23$nm).

Fig. 5-26. (Symbols) $S_{Vg}$ with normalization by channel size parameters ($W_{tot}$ and $L_g$) and frequency as a function of $V_d$ in the (a) SOI and (b) sSOI narrowest NW NMOS FETs.

Fig. 5-27. Comparison of the normalized $S_{Vg}$ between our experimental data and ITRS requirements in 2015 and 2026 in NMOS MG FETs [5-53].

Fig. 5-28. (Symbols) $S_{Vg}$ with normalization by channel size parameters ($W_{tot}$ and $L_g$) and frequency as a function of $V_d$ in the narrowest NW PMOS FETs for (a) SOI, (b) cSG-S/D, and (c) SGOI devices.

Fig. 5-29. Comparison of the normalized $S_{Vg}$ between our experimental data and ITRS requirements in 2015 and 2026 for PMOS MG FETs [5-53].
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Unit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>C_{acc}</td>
<td>F (F/cm²)</td>
<td>Accumulation layer capacitance (per channel area)</td>
</tr>
<tr>
<td>C_{BOX}</td>
<td>F (F/cm²)</td>
<td>Buried-oxide capacitance</td>
</tr>
<tr>
<td>C_{dep}</td>
<td>F (F/cm²)</td>
<td>Depletion layer capacitance</td>
</tr>
<tr>
<td>C_{gb}</td>
<td>F (F/cm²)</td>
<td>Gate-to-body capacitance</td>
</tr>
<tr>
<td>C_{gc}</td>
<td>F (F/cm²)</td>
<td>Gate-to-channel capacitance</td>
</tr>
<tr>
<td>C_{in}</td>
<td>F</td>
<td>Input capacitance</td>
</tr>
<tr>
<td>C_{inv}</td>
<td>F (F/cm²)</td>
<td>Inversion layer capacitance</td>
</tr>
<tr>
<td>C_{it}</td>
<td>F (F/cm²)</td>
<td>Capacitance of interfacial traps</td>
</tr>
<tr>
<td>C_{it BOX}</td>
<td>F (F/cm²)</td>
<td>Capacitance of traps at Si/BOX interface</td>
</tr>
<tr>
<td>C_{load}</td>
<td>F</td>
<td>Total load capacitance</td>
</tr>
<tr>
<td>C_{out}</td>
<td>F</td>
<td>Output capacitance</td>
</tr>
<tr>
<td>C_{ox}</td>
<td>F (F/cm²)</td>
<td>Gate oxide capacitance</td>
</tr>
<tr>
<td>C_{tot}</td>
<td>F (F/cm²)</td>
<td>Total capacitance</td>
</tr>
<tr>
<td>C_{wire}</td>
<td>F</td>
<td>Wiring capacitance</td>
</tr>
<tr>
<td>D_{it}</td>
<td>eV·cm⁻²</td>
<td>Density of interface traps</td>
</tr>
<tr>
<td>E_C</td>
<td>eV</td>
<td>Conduction band edge energy</td>
</tr>
<tr>
<td>E_{eff}</td>
<td>V/cm</td>
<td>Effective electric field</td>
</tr>
<tr>
<td>E_F</td>
<td>eV</td>
<td>Fermi level</td>
</tr>
<tr>
<td>E_i</td>
<td>eV</td>
<td>Intrinsic Fermi level</td>
</tr>
<tr>
<td>E_V</td>
<td>eV</td>
<td>Valence band edge energy</td>
</tr>
<tr>
<td>f</td>
<td>Hz</td>
<td>Frequency (operating frequency = clock frequency)</td>
</tr>
<tr>
<td>f_{max}</td>
<td>Hz</td>
<td>Maximum operating frequency</td>
</tr>
<tr>
<td>f_p</td>
<td>Hz</td>
<td>Frequency of pulse signal in CP technique</td>
</tr>
<tr>
<td>g_m</td>
<td>S</td>
<td>Transconductance</td>
</tr>
<tr>
<td>h</td>
<td>Js</td>
<td>Planck's constant (≈6.626×10⁻³⁴)</td>
</tr>
<tr>
<td>H_{NW}</td>
<td>cm</td>
<td>Channel height of nanowire</td>
</tr>
<tr>
<td>I</td>
<td>A</td>
<td>Current</td>
</tr>
<tr>
<td>I_{CP}</td>
<td>A</td>
<td>Maximum charge pumping current</td>
</tr>
<tr>
<td>I_d</td>
<td>A (µA/µm)</td>
<td>Drain current (normalized by channel width)</td>
</tr>
<tr>
<td>I_{d_lin}</td>
<td>A</td>
<td>Drain current in linear region</td>
</tr>
<tr>
<td>I_{d_sat}</td>
<td>A</td>
<td>Drain current in saturation region</td>
</tr>
<tr>
<td>I_{d_sub}</td>
<td>A</td>
<td>Drain current in subthreshold region</td>
</tr>
<tr>
<td>I_{leak}</td>
<td>A</td>
<td>Off-state leakage current</td>
</tr>
<tr>
<td>I_{ON}</td>
<td>A (µA/µm)</td>
<td>On-state drain current</td>
</tr>
<tr>
<td>I_{ox}</td>
<td>A</td>
<td>Leakage current due to gate oxide tunneling</td>
</tr>
<tr>
<td>I_{sat}</td>
<td>A (µA/µm)</td>
<td>Saturated on-current in short channel devices</td>
</tr>
<tr>
<td>I_{sc}</td>
<td>A</td>
<td>Direct short-circuit current</td>
</tr>
<tr>
<td>I_{sub}</td>
<td>A</td>
<td>Subthreshold leakage current</td>
</tr>
<tr>
<td>I(t)</td>
<td>A</td>
<td>Time dependent fluctuating current</td>
</tr>
<tr>
<td>i(t)</td>
<td>A</td>
<td>Randomly fluctuating component of current</td>
</tr>
<tr>
<td>k</td>
<td>J/K</td>
<td>Boltzmann's constant (≈1.38×10⁻²³)</td>
</tr>
<tr>
<td>K</td>
<td></td>
<td>Proportional constant</td>
</tr>
<tr>
<td>L</td>
<td>cm</td>
<td>Channel length</td>
</tr>
<tr>
<td>L_g</td>
<td>cm</td>
<td>Gate length</td>
</tr>
<tr>
<td>m</td>
<td></td>
<td>Body-effect coefficient</td>
</tr>
<tr>
<td>m*</td>
<td>g</td>
<td>Carrier effective mass</td>
</tr>
</tbody>
</table>
## List of Symbols, Acronyms, and Abbreviations

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Unit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>n</td>
<td>cm⁻²</td>
<td>Electron density</td>
</tr>
<tr>
<td>n</td>
<td></td>
<td>Effective number of gate</td>
</tr>
<tr>
<td>N</td>
<td></td>
<td>Number of conducting carriers</td>
</tr>
<tr>
<td>N_A</td>
<td>cm⁻²</td>
<td>Acceptor (hole) doping density</td>
</tr>
<tr>
<td>N_ch</td>
<td></td>
<td>Number of parallel channel finger</td>
</tr>
<tr>
<td>n_i</td>
<td></td>
<td>Intrinsic carrier density in the substrate</td>
</tr>
<tr>
<td>N_inv</td>
<td>cm⁻²</td>
<td>Inversion carrier density</td>
</tr>
<tr>
<td>N_t</td>
<td>eV⁻¹cm⁻³</td>
<td>Oxide trap density</td>
</tr>
<tr>
<td>N_t_side-walls</td>
<td>eV⁻¹cm⁻³</td>
<td>Oxide trap density in the channel side-walls</td>
</tr>
<tr>
<td>N_t_top</td>
<td>eV⁻¹cm⁻³</td>
<td>Oxide trap density in the channel top</td>
</tr>
<tr>
<td>p</td>
<td>cm⁻²</td>
<td>Hole density in the substrate</td>
</tr>
<tr>
<td>P_all</td>
<td>W</td>
<td>Overall power consumption</td>
</tr>
<tr>
<td>P_sc</td>
<td>W</td>
<td>Direct short-circuit power consumption</td>
</tr>
<tr>
<td>P_st</td>
<td>W</td>
<td>Static power consumption</td>
</tr>
<tr>
<td>P_sw</td>
<td>W</td>
<td>Dynamic switching power consumption</td>
</tr>
<tr>
<td>q</td>
<td>C</td>
<td>Elementary charge (=1.602×10⁻¹⁹)</td>
</tr>
<tr>
<td>Q_dep</td>
<td>C/cm²</td>
<td>Depletion charge density</td>
</tr>
<tr>
<td>Q_inv</td>
<td>C/cm²</td>
<td>Inversion charge density</td>
</tr>
<tr>
<td>Q_Ox</td>
<td>C/cm²</td>
<td>Oxide charge density</td>
</tr>
<tr>
<td>R</td>
<td>Ω</td>
<td>Resistance</td>
</tr>
<tr>
<td>R(s)</td>
<td></td>
<td>Autocorrelation function</td>
</tr>
<tr>
<td>R_SD</td>
<td></td>
<td>Source/drain series resistance</td>
</tr>
<tr>
<td>S(f)</td>
<td></td>
<td>Power spectral density</td>
</tr>
<tr>
<td>S_1</td>
<td>A²/Hz</td>
<td>Power spectral density of current noise</td>
</tr>
<tr>
<td>S_id</td>
<td>A²/Hz</td>
<td>Power spectral density of the drain current noise</td>
</tr>
<tr>
<td>S_R</td>
<td>Ω²/Hz</td>
<td>Power spectral density of the resistance fluctuations</td>
</tr>
<tr>
<td>S_Rsd</td>
<td>Ω²/Hz</td>
<td>Power spectral density of the R_SD fluctuations</td>
</tr>
<tr>
<td>S_V</td>
<td>V²/Hz</td>
<td>Power spectral density of voltage noise</td>
</tr>
<tr>
<td>S_Vfb</td>
<td>V²/Hz</td>
<td>Power spectral density of the flat-band voltage noise</td>
</tr>
<tr>
<td>S_Vg</td>
<td>V²/Hz</td>
<td>Power spectral density of the gate voltage noise</td>
</tr>
<tr>
<td>t</td>
<td>s</td>
<td>Time</td>
</tr>
<tr>
<td>T</td>
<td>K</td>
<td>Absolute temperature</td>
</tr>
<tr>
<td>T_high-k</td>
<td>cm</td>
<td>High-κ gate dielectric thickness</td>
</tr>
<tr>
<td>T_Ox</td>
<td>cm</td>
<td>Gate oxide (insulator) thickness</td>
</tr>
<tr>
<td>t_sc</td>
<td>s</td>
<td>Duration of direct short-circuit</td>
</tr>
<tr>
<td>T_Si</td>
<td>cm</td>
<td>Si film thickness</td>
</tr>
<tr>
<td>T_SiO2</td>
<td>cm</td>
<td>Gate silicon dioxide thickness</td>
</tr>
<tr>
<td>t_sw</td>
<td>s</td>
<td>Duration of switching</td>
</tr>
<tr>
<td>V</td>
<td>V</td>
<td>Voltage</td>
</tr>
<tr>
<td>V_base</td>
<td>V</td>
<td>Base level of gate voltage pulse in CP technique</td>
</tr>
<tr>
<td>V_ch</td>
<td>V</td>
<td>Potential along the channel</td>
</tr>
<tr>
<td>V_d</td>
<td>V</td>
<td>Drain (-to-source) voltage</td>
</tr>
<tr>
<td>V_dd</td>
<td>V</td>
<td>Power supply voltage</td>
</tr>
<tr>
<td>V_d_lin</td>
<td>V</td>
<td>Drain voltage in linear region</td>
</tr>
<tr>
<td>V_d_sat</td>
<td>V</td>
<td>Drain voltage in saturation region</td>
</tr>
<tr>
<td>V_fb</td>
<td>V</td>
<td>Flat-band voltage</td>
</tr>
</tbody>
</table>
## List of Symbols, Acronyms, and Abbreviations

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Unit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_g$</td>
<td>V</td>
<td>Gate voltage</td>
</tr>
<tr>
<td>$V_{gt}$</td>
<td>V</td>
<td>Gate voltage overdrive ($=</td>
</tr>
<tr>
<td>$V_{in}$</td>
<td>V</td>
<td>Input voltage</td>
</tr>
<tr>
<td>$v_{inj}$</td>
<td>cm/s</td>
<td>Injection velocity of carriers</td>
</tr>
<tr>
<td>$v_{lim}$</td>
<td>cm/s</td>
<td>Limiting velocity of carriers</td>
</tr>
<tr>
<td>$V_{out}$</td>
<td>V</td>
<td>Output voltage</td>
</tr>
<tr>
<td>$v_{sat}$</td>
<td>cm/s</td>
<td>Saturation velocity of carriers</td>
</tr>
<tr>
<td>$V_t$</td>
<td>V</td>
<td>Threshold voltage</td>
</tr>
<tr>
<td>$V_{t_{lin}}$</td>
<td>V</td>
<td>Threshold voltage in linear region</td>
</tr>
<tr>
<td>$V_{t_{sat}}$</td>
<td>V</td>
<td>Threshold voltage in saturation region</td>
</tr>
<tr>
<td>$W$</td>
<td>cm</td>
<td>Channel width</td>
</tr>
<tr>
<td>$W_{dep}$</td>
<td>cm</td>
<td>Depletion layer width</td>
</tr>
<tr>
<td>$W_{Si}$</td>
<td>cm</td>
<td>Si body width</td>
</tr>
<tr>
<td>$W_{top}$</td>
<td>cm</td>
<td>Top-view channel width</td>
</tr>
<tr>
<td>$W_{tot}$</td>
<td>cm</td>
<td>Total effective channel width</td>
</tr>
<tr>
<td>$x(t)$</td>
<td></td>
<td>Variable in time domain</td>
</tr>
<tr>
<td>$X(f)$</td>
<td>cm</td>
<td>Fourier-transformed variable in frequency domain</td>
</tr>
<tr>
<td>$z$</td>
<td>cm</td>
<td>Oxide trap location from the channel interface</td>
</tr>
<tr>
<td>$\Delta E$</td>
<td>J, eV</td>
<td>Energy splitting</td>
</tr>
<tr>
<td>$\Delta E_{g_{Si}}$</td>
<td>eV</td>
<td>Band gap energy of Si (=1.12)</td>
</tr>
<tr>
<td>$\Delta f$</td>
<td>Hz</td>
<td>Loss of operating frequency by DIBL effect</td>
</tr>
<tr>
<td>$\Delta I$</td>
<td>A</td>
<td>Difference between two current levels in RTS</td>
</tr>
<tr>
<td>$\Delta I_d$</td>
<td>A</td>
<td>Fluctuating (AC) component of drain current</td>
</tr>
<tr>
<td>$\Delta N^2$</td>
<td>A</td>
<td>Variance of the fluctuating number of carriers</td>
</tr>
<tr>
<td>$\Delta V_g$</td>
<td>V</td>
<td>Constant amplitude of trapezoidal gate voltage pulse in CP technique</td>
</tr>
</tbody>
</table>

- $\alpha$: Generalized scaling factor of electric field
- $\alpha_H$: Hooge parameter
- $\alpha_{sc}$: Coulomb scattering coefficient
- $\alpha_{sw}$: Switching activity rate
- $\alpha_{\mu}$: Mobility degradation factor
- $\beta$: Proportionality constant
- $\beta_0$: Transistor (transconductance) gain
- $\gamma$: Frequency or temperature exponent
- $\delta Q_{ox}$: Fluctuation of oxide charge
- $\delta V_{fb}$: Fluctuation of flat-band voltage
- $\delta \mu_{eff}$: Fluctuation of carrier effective mobility
- $\varepsilon_{0}$: F/cm Permittivity in vacuum ($=8.854 \times 10^{-10}$)
- $\varepsilon_{ox}$: Relative permittivity of gate oxide
- $\varepsilon_{Si}$: Relative permittivity of silicon ($=12$)
- $\varepsilon_{SiO2}$: Relative permittivity of silicon dioxide ($=3.9$)
- $\varepsilon_{high-k}$: Relative permittivity of high-$\kappa$ dielectric
- $\zeta$: Current exponent in $1/f$ noise definition
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Unit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \eta )</td>
<td></td>
<td>Empirical parameter for ( E_{\text{eff}} ) definition</td>
</tr>
<tr>
<td>( \kappa )</td>
<td>cm</td>
<td>Scaling factor of MOSFET or chip size</td>
</tr>
<tr>
<td>( \lambda )</td>
<td>cm</td>
<td>Attenuation length of carrier wave function in oxide</td>
</tr>
<tr>
<td>( \lambda_n )</td>
<td>cm</td>
<td>Natural length (parameter with respect to SCE)</td>
</tr>
<tr>
<td>( \mu_0 )</td>
<td>cm(^2)/Vs</td>
<td>Low-filed mobility</td>
</tr>
<tr>
<td>( \mu_C )</td>
<td>cm(^2)/Vs</td>
<td>Mobility limited by Coulomb scattering</td>
</tr>
<tr>
<td>( \mu_{\text{const}} )</td>
<td>cm(^2)/Vs</td>
<td>Assumed constant mobility along the channel</td>
</tr>
<tr>
<td>( \mu_{\text{eff}} )</td>
<td>cm(^2)/Vs</td>
<td>Effective mobility</td>
</tr>
<tr>
<td>( \mu_{\text{max}} )</td>
<td>cm(^2)/Vs</td>
<td>Peak mobility</td>
</tr>
<tr>
<td>( \mu_n )</td>
<td>cm(^2)/Vs</td>
<td>Electron mobility</td>
</tr>
<tr>
<td>( \mu_p )</td>
<td>cm(^2)/Vs</td>
<td>Mobility limited by phonon scattering</td>
</tr>
<tr>
<td>( \mu_{\text{sat}} )</td>
<td>cm(^2)/Vs</td>
<td>Effective mobility in saturation region</td>
</tr>
<tr>
<td>( \mu_{\text{side-wall}} )</td>
<td>cm(^2)/Vs</td>
<td>Effective mobility in the channel side-walls</td>
</tr>
<tr>
<td>( \mu_{\text{SR}} )</td>
<td>cm(^2)/Vs</td>
<td>Mobility limited by surface roughness scattering</td>
</tr>
<tr>
<td>( \mu_{\text{TG}} )</td>
<td>cm(^2)/Vs</td>
<td>Effective mobility in tri-gate nanowire devices</td>
</tr>
<tr>
<td>( \mu_{\text{top}} )</td>
<td>cm(^2)/Vs</td>
<td>Effective mobility in the channel top</td>
</tr>
<tr>
<td>( \mu_Y )</td>
<td>cm(^2)/Vs</td>
<td>Mobility approximated by Y-function method</td>
</tr>
<tr>
<td>( \pi_L )</td>
<td>Pa(^{-1})</td>
<td>Longitudinal piezoresistive coefficient</td>
</tr>
<tr>
<td>( \theta_{1, 0} )</td>
<td>V(^{-1})</td>
<td>First order mobility attenuation factor</td>
</tr>
<tr>
<td>( \theta_2 )</td>
<td>V(^{-1})</td>
<td>Second order mobility attenuation factor</td>
</tr>
<tr>
<td>( \rho )</td>
<td>C/cm(^2)</td>
<td>Source-drain series resistivity</td>
</tr>
<tr>
<td>( \rho_{\text{SD}} )</td>
<td>\Omega\mu m</td>
<td>Source-drain series resistivity</td>
</tr>
<tr>
<td>( \sigma )</td>
<td>S/cm</td>
<td>Conductivity</td>
</tr>
<tr>
<td>( \sigma_{\text{stress}} )</td>
<td>Pa</td>
<td>Applied stress in the longitudinal direction</td>
</tr>
<tr>
<td>( \tau )</td>
<td>s</td>
<td>Time constant of carrier transitions</td>
</tr>
<tr>
<td>( \tau_0 )</td>
<td>s</td>
<td>Time constant based on SRH process (often (10^{-10}))</td>
</tr>
<tr>
<td>( \tau_h )</td>
<td>s</td>
<td>Duration for higher current state in RTS</td>
</tr>
<tr>
<td>( \tau_l )</td>
<td>s</td>
<td>Duration for lower current state in RTS</td>
</tr>
<tr>
<td>( \tau_{\text{phonon}} )</td>
<td>s</td>
<td>Relaxation time due to intervalley phonon scattering</td>
</tr>
<tr>
<td>( \tau_{\text{trap}} )</td>
<td>s</td>
<td>Relaxation time due to intervalley phonon scattering</td>
</tr>
<tr>
<td>( \phi_{\text{ms}} )</td>
<td>eV</td>
<td>Work function difference between gate and channel materials</td>
</tr>
<tr>
<td>( \Phi_B )</td>
<td>eV</td>
<td>Tunneling energy barrier height</td>
</tr>
<tr>
<td>( \Psi_B )</td>
<td>V</td>
<td>Difference between ( E_F ) and ( E_i ) potentials (=</td>
</tr>
<tr>
<td>( \Psi_{\text{Bp}} )</td>
<td>V</td>
<td>( \Psi_B ) in p-type substrate (NMOS)</td>
</tr>
<tr>
<td>( \Psi_S )</td>
<td>V</td>
<td>Surface potential (band bending of substrate)</td>
</tr>
</tbody>
</table>

3PNMS | Programmable Point Probe Noise Measuring System |
AC    | Alternate current                               |
ALD   | Atomic layer deposition                        |
BEOL  | Back-end of line                               |
BOX   | cm Buried oxide                                 |
CESL  | Contact etch stop layer                        |
CMF   | Correlated mobility fluctuations               |
CMOS  | Complementary metal-oxide-semiconductor        |
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Unit</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNF</td>
<td></td>
<td>Carrier number fluctuations</td>
</tr>
<tr>
<td>C-V</td>
<td></td>
<td>Capacitance-voltage</td>
</tr>
<tr>
<td>CVD</td>
<td></td>
<td>Chemical vapor deposition</td>
</tr>
<tr>
<td>DC</td>
<td></td>
<td>Direct current</td>
</tr>
<tr>
<td>DG</td>
<td></td>
<td>Double gate</td>
</tr>
<tr>
<td>DIBL</td>
<td>mV/V</td>
<td>Drain induced barrier lowering</td>
</tr>
<tr>
<td>DUT</td>
<td></td>
<td>Device-under-test</td>
</tr>
<tr>
<td>DUV</td>
<td></td>
<td>Deep ultraviolet</td>
</tr>
<tr>
<td>e-beam</td>
<td></td>
<td>Electron beam</td>
</tr>
<tr>
<td>CMP</td>
<td></td>
<td>Chemical mechanical polishing</td>
</tr>
<tr>
<td>CP</td>
<td></td>
<td>Charge pumping</td>
</tr>
<tr>
<td>EOT</td>
<td>cm</td>
<td>Equivalent oxide thickness</td>
</tr>
<tr>
<td>FD</td>
<td></td>
<td>Fully depleted</td>
</tr>
<tr>
<td>FET</td>
<td></td>
<td>Field-effect transistor</td>
</tr>
<tr>
<td>GAA</td>
<td></td>
<td>Gate-all-around</td>
</tr>
<tr>
<td>g-r</td>
<td></td>
<td>Generation-recombination</td>
</tr>
<tr>
<td>high-κ</td>
<td></td>
<td>High dielectric constant (permittivity)</td>
</tr>
<tr>
<td>HDD</td>
<td></td>
<td>Highly doped drain</td>
</tr>
<tr>
<td>HH</td>
<td></td>
<td>Heavy holes</td>
</tr>
<tr>
<td>HP</td>
<td></td>
<td>High performance</td>
</tr>
<tr>
<td>IC</td>
<td></td>
<td>Integrated circuit</td>
</tr>
<tr>
<td>IL</td>
<td></td>
<td>Interfacial layer</td>
</tr>
<tr>
<td>ITRS</td>
<td></td>
<td>International Technology Roadmap for Semiconductors</td>
</tr>
<tr>
<td>LCR</td>
<td></td>
<td>Inductance (L) - capacitance (C) - resistance (R)</td>
</tr>
<tr>
<td>LDD</td>
<td></td>
<td>Lightly doped drain</td>
</tr>
<tr>
<td>LFN</td>
<td></td>
<td>Low frequency noise</td>
</tr>
<tr>
<td>LH</td>
<td></td>
<td>Light holes</td>
</tr>
<tr>
<td>LNA</td>
<td></td>
<td>Low noise amplifier</td>
</tr>
<tr>
<td>LSTP</td>
<td></td>
<td>Low standby power</td>
</tr>
<tr>
<td>MF</td>
<td></td>
<td>Mobility fluctuations</td>
</tr>
<tr>
<td>MG</td>
<td></td>
<td>Multi-gate</td>
</tr>
<tr>
<td>MOSFET</td>
<td></td>
<td>Metal-oxide-semiconductor field-effect transistor</td>
</tr>
<tr>
<td>NMOS</td>
<td></td>
<td>N-channel MOS</td>
</tr>
<tr>
<td>NW</td>
<td></td>
<td>Nanowire</td>
</tr>
<tr>
<td>PBA</td>
<td></td>
<td>Programmable biasing amplifier</td>
</tr>
<tr>
<td>PD</td>
<td></td>
<td>Partially depleted</td>
</tr>
<tr>
<td>PDP</td>
<td>J</td>
<td>Power-delay product</td>
</tr>
<tr>
<td>PMOS</td>
<td></td>
<td>P-channel MOS</td>
</tr>
<tr>
<td>poly-</td>
<td></td>
<td>Polycrystalline</td>
</tr>
<tr>
<td>PR</td>
<td></td>
<td>Piezoresistance</td>
</tr>
<tr>
<td>PSD</td>
<td></td>
<td>Power spectral density</td>
</tr>
<tr>
<td>QM</td>
<td></td>
<td>Quantum-mechanical</td>
</tr>
<tr>
<td>RF</td>
<td></td>
<td>Radio frequency</td>
</tr>
<tr>
<td>RTS</td>
<td></td>
<td>Random-telegraph-signal</td>
</tr>
<tr>
<td>SCE</td>
<td></td>
<td>Short-channel effects</td>
</tr>
<tr>
<td>S/D</td>
<td></td>
<td>Source and drain</td>
</tr>
<tr>
<td>Symbol</td>
<td>Unit</td>
<td>Meaning</td>
</tr>
<tr>
<td>--------</td>
<td>------------</td>
<td>---------------------------------------</td>
</tr>
<tr>
<td>SEM</td>
<td></td>
<td>Scanning electron microscopy</td>
</tr>
<tr>
<td>SGOI</td>
<td></td>
<td>SiGe-on-insulator</td>
</tr>
<tr>
<td>SOI</td>
<td></td>
<td>Silicon-on-insulator</td>
</tr>
<tr>
<td>SRB</td>
<td></td>
<td>Strained-relaxed buffer</td>
</tr>
<tr>
<td>SS</td>
<td>mV/dec</td>
<td>Subthreshold swing</td>
</tr>
<tr>
<td>sSi</td>
<td></td>
<td>Strained-Si</td>
</tr>
<tr>
<td>sSOI</td>
<td></td>
<td>Strained-Si-on-insulator</td>
</tr>
<tr>
<td>TEM</td>
<td></td>
<td>Transmission electron microscopy</td>
</tr>
<tr>
<td>Tri-gate (TG)</td>
<td></td>
<td>Triple-gate</td>
</tr>
<tr>
<td>(\Omega)-gate ((\Omega)G)</td>
<td></td>
<td>Omega-gate</td>
</tr>
<tr>
<td>(\Pi)-gate</td>
<td></td>
<td>Pi-gate</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

1.1 MOSFET downscaling 2
   1.1.1 Moore's law 2
   1.1.2 Power consumption of CMOS logic circuits 4
   1.1.3 End of scaling era? 7

1.2 MOSFET for the next technological nodes 11
   1.2.1 Fundamentals of MOSFET 11
   1.2.2 Key concepts for advanced MOSFET 18

1.3 Low-frequency noise 33
   1.3.1 Main noise sources 35
   1.3.2 Low-frequency noise in MOSFET 40

1.4 Purposes and scopes of this work 50

1.5 References 63
Chapter 1. Introduction

1.1 MOSFET downscaling

Metal-oxide-semiconductor field-effect transistor (MOSFET) is the core technology of today's microelectronics. MOSFETs are mainly used as switches in logic microcircuits, and the devices can also fulfill other purposes. A modern microprocessor can contain more than 7 billion MOSFETs. Moreover, 128-gigabyte memory card contains 1024 billion (over 1 trillion) MOSFETs, while the card only weighs approximately 0.4g. 1 trillion is comparable to the number of fixed stars in the Andromeda Galaxy, which is the largest galaxy in the local group of galaxies included the Milky Way Galaxy, the solar system, and the earth where we live.

The concept of MOSFET was first invented around 1925-30 by Julius Lilienfeld [1-1,1-2]. After the development of point-contact transistor in 1947 by William Shockley, John Bardeen, and Walter Brattain [1-3], Martin Atalla and Dawon Kahng developed first MOSFET in 1959 [1-4]. The MOSFET technology was combined with the invention of integrated circuit (IC) in 1958 by Jack Kilby (and also by Robert Noyce) [1-5,1-6], and the growth has been accelerated and continued over 50 years up to the present days. The huge growth of semiconductor industry mainly based on silicon devices has lead to the miniaturization, the price drop, and the performance enhancement for lots of appliances and multimedia applications, such as computers and mobile phones.

1.1.1 Moore's law

In 1965, Gordon Moore published a paper [1-7], in which he predicted that density of MOSFETs on a chip would increase twice every 18 months. Although this “Moore's law” is empirically based on data within only 6 years between 1959 when the first Si IC was fabricated and 1965, the law has held amazingly up to the present, over 45 years (Fig.1-1). This clearly means that size reduction of MOSFETs allows increase of the density in an IC chip. The circuit capability thus increases for a constant chip size. However, there are other motivations for downscaling of MOSFET size. Double increase of MOSFETs density in a chip provides reduction of the chip dimensions,
which are the length and width, divided by $2^{1/2}$. This scaling rate is usually represented as a factor of $\kappa$. In 1974, Dennard et al. published a paper [1-8], and he expressed the scaling benefits. Based on the ideal supposition for maintaining a constant electric field inside the MOSFET, device scaling by the factor $\kappa$ (i.e. twice the integration density) increases the switching speed by $\kappa$ and reduces the power dissipation by $\kappa^2$. Table 1-1 shows the scaling MOSFET and circuit parameters under the constant field scaling and the generalized scaling rules [1-9]. The generalized scaling rule assumes that the electric field intensity changes by a factor of $\alpha$. Dennard's law was suitable for the chip scaling until around 2005. After, the conventional scaling ended, and the performance enhancement originating from the device scaling, such as microprocessor clock frequency, has been saturated. This performance saturation has been caused by short-channel effects (SCE), which appeared in MOSFETs with aggressively shortened distance between the source and drain regions. Unfortunately, it is anticipated that SCE becomes more salient as the length is downscaled.

Table 1-1. Scaling MOSFET device and circuit parameters [1-9].

<table>
<thead>
<tr>
<th>MOSFET device and circuit parameters</th>
<th>Multiplicative factor ($\kappa&gt;1$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Device dimensions ($t_{ox}, W, L$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Doping concentration ($N_A, N_D$)</td>
<td>$\kappa$</td>
</tr>
<tr>
<td>Voltage ($V$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$\alpha\kappa$</td>
</tr>
<tr>
<td>Scaling assumptions</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Derived scaling behavior of device parameters</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Electric field ($E$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Carrier velocity ($v$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Depletion-layer width ($W_{dep}$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Capacitance ($C=\varepsilon A/t$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Inversion-layer charge density ($Q_{inv}$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Drift current ($I$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Channel resistance ($R_{ch}$)</td>
<td>$1/\alpha$</td>
</tr>
<tr>
<td>Circuit delay time ($\tau \sim CV/I$)</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td>Power dissipation per circuit ($P \sim V I$)</td>
<td>$1/\kappa^2$</td>
</tr>
<tr>
<td>Power-delay product per circuit ($Pr$)</td>
<td>$1/\kappa^3$</td>
</tr>
<tr>
<td>Circuit density ($\sim 1/A$)</td>
<td>$\kappa^2$</td>
</tr>
<tr>
<td>Power density ($P/A$)</td>
<td>$1$</td>
</tr>
<tr>
<td>Derived scaling behavior of circuit parameters</td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$1/\alpha\kappa$</td>
</tr>
<tr>
<td></td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$\alpha^2/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$\alpha/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$1/\alpha\kappa$</td>
</tr>
<tr>
<td></td>
<td>$1/\kappa$</td>
</tr>
<tr>
<td></td>
<td>$\alpha^2/\kappa^2$</td>
</tr>
<tr>
<td></td>
<td>$\alpha^2/\kappa^2$</td>
</tr>
<tr>
<td></td>
<td>$\alpha^2/\kappa^3$</td>
</tr>
<tr>
<td></td>
<td>$\alpha^2/\kappa^3$</td>
</tr>
<tr>
<td></td>
<td>$\alpha^2/\kappa^3$</td>
</tr>
<tr>
<td></td>
<td>$\alpha^2/\kappa^3$</td>
</tr>
</tbody>
</table>
Chapter 1. Introduction

As shown in Fig.1-1 [1-10], minimum feature size of MOSFETs, which corresponds to the gate length, has been downscaled from 10μm down to 28nm (yellow circles; right y axis) between 1970 and 2011. In parallel, the number of MOSFETs per square millimeter (mm²) increased from 200 to over 1 million (other objects show data for the four main microprocessor manufacturers; left y axis). The gate length in the current MOSFET generation lies between 22nm and 17nm. In practice, the distance between the source and the drain is approximately 50% shorter than the gate length, resulting in an effective channel length of only ~10nm. It is predicted that the effective channel length will approach about 5nm in 2020, which is only ten-fold size of the lattice parameter of a silicon crystal.

![Fig. 1-1. The evolution of MOSFET minimum feature size (gate length) and the density of MOSFETs in microprocessors over time [1-10].](image)

1.1.2 Power consumption of CMOS logic circuits

The most basic component of digital logic microcircuits is a complementary-MOS (CMOS) inverter as a switch. The CMOS configuration was first invented in 1963 by Frank Wanlass [1-11,1-12]. It consists of a symmetrical pairs of two types of MOSFETs, which are an n-channel MOSFET (NMOS FET) and a p-channel MOSFET (PMOS FET), as shown in Fig.1-2a. The source terminal of the NMOS FET is grounded, while the supply voltage $V_{dd}$ is applied to the PMOS FET source. The gates of both MOSFETs
Chapter 1. Introduction

are connected and common signal is input to the gates. The drains are also connected as the output node. The $C_{\text{load}}$ is the total load capacitance including the output capacitance $C_{\text{out}}$, the input capacitance $C_{\text{in}}$, and the wiring capacitance $C_{\text{wire}}$.

The current through the PMOS FET ($I_P$) flows from the source into the drain and charges up the output voltage to $V_{\text{dd}}$ (pull-up), meanwhile the current through the NMOS FET ($I_N$) flows from the drain into the grounded source and discharges the output voltage to zero (pull-down), as shown in Fig. 1-2b and c. In CMOS system, the complementary essence allows only one of the MOSFETs to be switched-on ($i.e.$ one FET of the pair is always switched-off). In principle, the power dissipation thus occurs only during momentary switching when the charging or discharging current flows through the inverter. Therefore, CMOS system dissipates significantly less static power and has higher noise immunity than other logic circuits with resistive loads, such as transistor-transistor logic (TTL) and NMOS logic. Moreover, CMOS process allows a high-density integration of logic functions on an IC. Since these advantages have been efficiently improved, the huge majority of modern IC manufacturing is based on CMOS processes.

![Fig. 1-2](image)

Fig. 1-2. (a) Circuit schematic of CMOS inverter. Equivalent circuits of (b) pull-up and (c) pull-down conditions.

Overall power consumption $P_{\text{all}}$ in a CMOS logic IC is defined by the sum of dynamic switching power $P_{\text{sws}}$, direct short-circuit power $P_{\text{scv}}$, and static power $P_{\text{st}}$ as
Chapter 1. Introduction

\[ P_{all} = P_{sw} + P_{sc} + P_{st} \]  
(1-1)

with \( P_{sw} = \alpha_{sw} C_{load} V_{dd}^2 f \)  
(1-2)

\[ P_{sc} = \alpha_{sw} I_{sc} V_{dd} f \]  
(1-3)

\[ P_{st} = (1 - \alpha_{sw}) \cdot I_{leak} V_{dd} = (1 - \alpha_{sw}) \cdot (I_{sub} + I_{ox}) \cdot V_{dd} \]  
(1-4)

where \( \alpha_{sw} \) is the switching activity rate, \( f \) is the operating frequency (clock frequency), \( t_{sc} \) is the required short-circuit time, \( I_{sc} \) is the short-circuit current flowing directly from the \( V_{dd} \) line to the ground line, and \( I_{leak} \) is the off-state leakage current. The \( I_{leak} \) is divided into two components: the subthreshold leakage current \( I_{sub} \) and the tunneling current in the gate oxide \( I_{ox} \). Generally, the power consumption \( P_{all} \) is dominated by the dynamic component \( P_{sw} \) and is reduced by the scaling factor \( \kappa^2 \). Furthermore, the average energy consumed per switching operation can be reduced by \( \kappa^3 \). The average switching energy, also known as the power-delay product (PDP), is a figure of merit about energy efficiency in logic circuits. It is the product of dynamic power consumption and duration of the switching \( t_{sw} (=1/f) \), thus the PDP is expressed as:

\[ PDP = P_{sw} t_{sw} = \frac{P_{sw}}{\alpha_{sw} f} = C_{load} V_{dd}^2 \]  
(1-5)

As mentioned above, the \( P_{st} \) leakage is negligible in theory since CMOS circuits dissipate power only during switching, and it is the primary advantage of CMOS system. In practice, however, the continuing MOSFET scaling and the resulting circuit density growth has recently caused an unacceptable level of the \( P_{st} \). Figure 1-3 shows the power consumption trends in CMOS logic IC chips [1-14]. As the size of MOSFETs is decreased with each advanced process technology, the clock frequency of CMOS circuits is increased. As a result, the dynamic switching power \( P_{sw} \) has been increased year by year. On the other hand, the static power consumption \( P_{st} \), which is the sum of the subthreshold leakage and the gate oxide leakage components, is exponentially increased by shortening the gate length of MOSFET. Particularly, the \( P_{st} \) exceeds the \( P_{sw} \) after 2005 in the prediction. Therefore, reduction of the \( P_{st} \) has been a major challenge for recent CMOS technology node.

Increase of the \( I_{sub} \) is mainly due to short-channel effects (SCE). Meanwhile \( I_{ox} \) is
increased owing to the aggressively scaled gate oxide thickness for enhancement of the electrostatic gate control. This gate oxide leakage can be reduced by replacing the conventional gate insulator, silicon dioxide (SiO$_2$), with materials with higher dielectric constant (high-$\kappa$). For the issue of $I_{\text{sub}}$ increase, change of the gate architecture has been proposed in order to effectively enhance the electrostatic gate control.

![Diagram showing trends in chip power dissipation](image)

**Fig. 1-3.** Total chip dynamic and static power dissipation trends based on the International Technology Roadmap for Semiconductors. [1-14].

### 1.1.3 End of scaling era?

Unfortunately, MOSFETs are thus not perfect switches. The off-current is not zero, the on-current is limited by semiconductor resistance, and the switching takes longer time. Moreover, the switching does not occur suddenly at exact gate voltage bias but needs some voltage range and the gradual change. Furthermore, the switching behavior and the leakage power consumption are degraded by SCE as the size of MOSFET is downscaled, and it has been a serious issue for recent and future technology nodes.
Chapter 1. Introduction

For continuous MOSFET downscaling *i.e.* the performance enhancement, huge efforts have been actually made to solve various issues mainly stemming from SCE. For instance, recent MOSFET structures released by Intel are shown in Fig.1-4 [1-15]. Some solutions to overcome the deterioration of the switching properties have been considered by using novel technologies, such as silicon-on-insulator (SOI) substrate [1-16,1-17] (Fig.1-5 [1-18]) and 3D multi-gate (MG) structures [1-10] (such as Tri-Gate device in Fig.1-4). For further performance improvement, solutions to the resolution limit of optical lithography, alternative oxide/metal gate, and high-performance channel materials have been also investigated as well.

![Fig. 1-4. Recent MOSFET architectures and process nodes released by Intel Corporation [1-15].](image-url)
Chapter 1. Introduction

Figure 1-6 shows the schematic of future device technology as reported by the international technology roadmap for semiconductors (ITRS) in 2011 [1-19]. The gate-stack, composed of high-κ dielectric/metal gate materials instead of SiO₂/Poly-Si, has been practically introduced from the 45nm process node in 2007 by Intel (Fig.1-4). This technology is going to be maintained and the materials will be further optimized to obtain better gate control and lower gate leakage current \( I_{ox} \). For high-speed operating devices, strained Si channel exhibiting higher carrier mobility has been intensively investigated. Moreover, substitute materials, such as Ge and III-V compounds, have been also studied to achieve much higher mobility. As mentioned above, SOI and MG technologies have been proposed to improve electrostatic control by the gate and strongly reduce the SCE (i.e., \( I_{sub} \)). First commercial MG MOSFET was released in 2011 by Intel, using the structure of a bulk FinFET [1-20] (Fig.1-4). For the next device generation, MG with extremely shrunk body (nanowire) on bulk or SOI substrates has been intensely expected. The gate length of MOSFET should become sub-10nm within 10 years, and approach 6-7nm in 2026. It is awaited that performance requirements
Chapter 1. Introduction

could be achieved by MG architectures (Fig.1-7) [1-21].

Fig. 1-6. ITRS 2011 “equivalent scaling” process technologies timing compared to overall roadmap technology characteristics (ORTC) and industry “node” naming [1-19].

Fig. 1-7. ITRS requirements for future high performance (HP) and low standby power (LSTP) logic circuits consisting of MG FETs. (a) MOSFET gate length $L_g$, and (b) circuit supply voltage $V_{dd}$ and MOSFET drain voltage $V_d$ are plotted as a function of year between 2015 and 2026 (sourced from ITRS 2013 data in Table RFAMS1 CMOS technology requirements [1-21]).
Chapter 1. Introduction

1.2 MOSFETs for the next technological nodes

1.2.1 Fundamentals of MOSFET

1.2.1.1 MOSFET as a switch

A schematic view of classical bulk silicon MOSFET is shown in Fig.1-8 [1-10]. The NMOS FET basically consists of p-type silicon substrate and two opposite n-type regions called the source and drain (S/D). On the other hand, PMOS FET has the n-type substrate and the p-type S/D. The n$^+$-p-n$^+$ type structure (source-substrate-drain) can be seen as two p-n diodes connected back-to-back, and the structure normally prevents flow of current between the S/D regions except small diffusion current. The S/D regions are heavily doped in order to reduce the S/D resistances as small as possible. The substrate is typically silicon in current MOSFET technology, but other semiconductor materials with capability for faster transport of inversion carriers are also being considered for future microelectronics. A thin insulator layer, such as silicon dioxide, covers the substrate region between the S/D regions. This insulating layer is capped by a metal or heavily doped poly-Si called gate electrode, and is called gate oxide.

Under distinctive bias conditions; a positive voltage is applied to the drain, the source is grounded, and an enough large positive voltage is applied to the gate. As a result, electrons flow from the n-type source to the drain regions through a formed thin electron-rich layer called channel in the substrate beneath the gate oxide. The gate bias with a positive voltage increases the surface potential and repels holes from the surface. If the gate bias surpasses the threshold voltage, the substrate type near the surface inverts and the electrons, which are opposite type carriers for p-type substrate, can largely flow between the S/D regions. When the channel, which behaves as a minority carrier path, is formed, then the MOSFET is turned on and the state corresponds to a closed switch. If the gate voltage bias is much smaller than the on-state, the channel is dissolved and electrons do not flow except by diffusion effect. This means that the MOSFET is turned off and the state equals an open switch.
Chapter 1. Introduction

Fig. 1-8. A schematic view of a classical bulk n-channel MOSFET [1-10].

As mentioned above, the gate voltage $V_g$ controls the conductivity between the S/D regions. The drain current $I_d$ between S/D regions therefore depend on the conductivity and the applied electric field along the channel. The $I_d$ in linear region of drain voltage $V_d$ bias ($V_{d_{lin}}$) can be expressed as [1-9,1-22]:

$$I_{d_{lin}} = \mu_{eff} C_{ox} \frac{W}{L} \left( (V_g - V_t) \cdot V_{d_{lin}} - \frac{m}{2} V_{d_{lin}}^2 \right)$$  \hspace{1cm} (1-6)

where $W$ is the channel width, $L$ is the channel length, $V_t$ is the threshold voltage, $\mu_{eff}$ is the effective mobility of carriers in the channel, $C_{ox}$ is the gate oxide capacitance, and $m$ is the body-effect coefficient. If the $V_{d_{lin}}$ is enough small, this equation can be simplified as:
Chapter 1. Introduction

\[ I_{d_{\text{lin}}} \approx \mu_{\text{eff}} C_{\text{ox}} \frac{W}{L} (V_g - V_t) \cdot V_{d_{\text{lin}}} = \mu_{\text{eff}} C_{\text{ox}} \frac{W}{L} V_{gt} V_{d_{\text{lin}}}, \]  

(1-7)

where \( V_{gt} \) is the gate voltage overdrive (=\( V_g - V_t \)).

The \( I_d \) increases with the \( V_d \) until the \( I_d \) reaches a maximum, and then the saturation occurs. The \( V_d \) at the saturation region (\( V_{d\_\text{sat}} \)) can be derived by a relationship of \( \frac{dI_d}{dV_d} = 0 \) in Eq. (1-6) and is written as:

\[ V_{d\_\text{sat}} = \frac{V_{gt}}{m} \left. \frac{dI_d}{dV_d} \right|_{V_d=V_{d\_\text{sat}}} = \mu_{\text{eff}} C_{\text{ox}} \frac{W}{L} (V_{gt} - mV_{d\_\text{sat}}) = 0 \]  

(1-8)

At this \( V_d \) point, the channel at the end of the drain region is vanished, and this phenomenon is called pinch-off. The electric field along the channel between the source and the pinch-off point is steady with the \( V_d \) increase over \( V_{d\_\text{sat}} \), and thus this basically results in the saturated \( I_d \). By substituting the \( V_{d\_\text{sat}} = V_{gt}/m \) into Eq. (1-6), the \( I_d \) in the saturation region can be derived as:

\[ I_{d\_\text{sat}} = \mu_{\text{eff}} C_{\text{ox}} \frac{W}{L} \cdot \frac{(V_g - V_t)^2}{2m} = \mu_{\text{eff}} C_{\text{ox}} \frac{W}{L} \cdot \frac{V_{gt}^2}{2m} \]  

(1-9)

Actually, the pinch-off point approaches slightly the source region in the condition of \( V_d > V_{d\_\text{sat}} \), and that results in slight decrease of the channel length. This is called channel length modulation and causes a little increase of \( I_d \) in the saturation region in practice. It should be noticed that the pinch-off occurs for long device only. If the electric field (\( E \propto L^{-1} \)) is higher than 10⁴ V/m, here is saturation of the carrier velocity before the pinch-off. The \( V_g \) and the \( V_d \) both dependent MOSFET operations are classified as three regions; linear, saturation, and subthreshold regions as shown in Fig.1-9.
Chapter 1. Introduction

1.2.1.2 Threshold voltage

Threshold voltage $V_t$ is one of the most important and fundamental device parameters for the MOSFET characterization. Precise control of the $V_t$ is a major issue in CMOS applications. It represents the $V_g$ value which is the transition point between weak and strong inversion regions of the MOSFET operation. The definition of $V_t$ was first suggested in 1953 [1-23], and is commonly understood that the $V_t$ provides a bend of the semiconductor energy band at the substrate-insulator interface (surface potential $\Psi_S$) equaling twice the energy difference between the Fermi level $E_F$ and the intrinsic Fermi level $E_i$ ($\Psi_{Bp}$) [1-24], as shown in Fig.1-10 [1-22]. The surface potential $\Psi_S$ for NMOS FET comprised of p-type substrate at the $V_t$ can be expressed as:

$$\Psi_S|_{V_g=V_t} = 2\Psi_{Bp} = 2\frac{kT}{q} \ln \left( \frac{p}{n_i} \right) \approx 2\frac{kT}{q} \ln \left( \frac{N_A}{n_i} \right)$$  \hspace{1cm} (1-10)

where $q$ is the elementary charge, $k$ is the Boltzmann's constant, $T$ is the absolute temperature, also $kT$ is defined as the thermal energy, $n_i$ is the intrinsic carrier density, $p$ is the hole density, and $N_A$ is the acceptor doping density. The threshold voltage $V_t$ in bulk Si NMOS FET can be given by:

$$V_t = V_{fb} + 2\Psi_{Bp} + \frac{\sqrt{q\varepsilon_0\varepsilon_S N_A \Psi_{Bp}}}{C_{ox}}$$  \hspace{1cm} (1-11)
Chapter 1. Introduction

where $V_{fb}$ is the flat-band voltage, $\varepsilon_0$ is the permittivity in vacuum, and $\varepsilon_{Si}$ is the relative permittivity of silicon. The flat-band voltage $V_{fb}$ depends on the work function difference between the gate and substrate materials $\phi_{ms}$ and the equivalent oxide charge density $Q_{ox}$ including the fixed and trapped charges, and is described as:

$$V_{fb} = \phi_{ms} - \frac{Q_{ox}}{C_{ox}}$$

(1-12)

Fig. 1-10. Band diagram of an ideal n-type metal-insulator-semiconductor capacitor under strong inversion [1-22].

In strong inversion mode of MOSFET operation, minority carriers are confined in a potential well near the substrate surface, which is illustrated in Fig.1-10 as an inversion layer. The inversion layer corresponds to the channel region, and thus is formed by a strong bending of substrate energy band in the vicinity of interface between the dielectric barrier and the substrate conduction or valence bands, respectively for electrons or holes as the minority carriers. Consequently, a large number of the carriers can flow from the source toward the drain through the nearly 2D-like channel region in the physical device dimension.

In a MOSFET characteristic of the $I_d$ as a function of the $V_g$, the $I_d$ seems to approach zero rapidly below the $V_t$ on the linear scale, whereas on the logarithmic scale, the $I_d$ abruptly drops to the off-state, but does not reach zero (Fig.1-11 [1-10]). The $V_t$ corresponds to the beginning point of the on-state, and region where $V_g < V_t$ is called subthreshold (below threshold) region.
Fig. 1-11. The drain current as a function of the gate voltage in a MOSFET [1-10].

1.2.1.3 Subthreshold swing

In MOSFET operation, when the applied $V_g$ is below $V_t$ (i.e. in subthreshold region), a small $I_d$ exists whereas the channel is not formed yet. Once larger $V_d$ than $kT/q$ is applied to MOSFET in subthreshold region, the current transport is occurred independently of the $V_d$. The subthreshold current is dominated by the diffusion current and is exponentially increased by $V_g$. The small $I_d$ in subthreshold region is expressed as [1-9,1-22]:

$$I_d = \mu_{\text{eff}} C_{\text{ox}} \frac{W}{L} (m - 1) \left(\frac{kT}{q}\right)^2 \exp\left\{\frac{qV_{gt}}{mkT}\right\} \left\{1 - \exp\left(-\frac{qV_d}{kT}\right)\right\}$$  \hspace{1cm} (1-13)

Subthreshold swing (SS) corresponds to the inverse slope of steep and nearly straight $I_d$-$V_g$ curve in subthreshold region on logarithmic scale as shown in Fig.1-11. This indicates the MOSFET performance of switching steepness between off-state and on-state. The SS value is defined as the reciprocal of the slope and given by:

$$SS = \frac{d\left(\log_{10} I_d\right)}{dV_g} = \ln(10) \frac{mkT}{q} = 2.3 \frac{mkT}{q}$$  \hspace{1cm} (1-14)

The value thus exhibits the necessary $V_g$ range to increment $I_d$ by one decade on logarithmic scale, and the steep slope is desirable. The SS has a lower boundary of
Chapter 1. Introduction

59.6mV/decade at room temperature, and the limit cannot be altered by any device parameters of MOSFETs [1-25].

1.2.1.4 Short-channel effects

Short-channel effects (SCE) result from the sharing of the electrical charges in the channel region between the gate and the S/D. The S/D junctions with the body form depletion regions encroaching laterally to the channel region from both sides underneath the gate, thus the effective channel length is shortened. The depletion layers overlaid on the channel region deteriorate the channel controllability by the gate, thereby the control loss is amplified as the $V_d$ increases. This effect is schematically illustrated in Fig.1-8b. The channel control thus does not only depend on the $V_g$ and is also influenced from the $V_d$ bias and the distance between the S/D regions as shown in Fig.1-12. Consequently, the off-current is increased and threshold voltage $V_t$ is decreased, as the channel length is shrunk and high $V_d$ is applied. These could impede the normal operation as MOSFET. Two effects indicating the charge control degradation are mainly observed; drain induced barrier lowering (DIBL) and SS increase. These effects additively increase the gate leakage current, which is a serious obstruction to further downscaling of MOSFETs. Degradation of the maximum operating frequency $f_{\text{max}}$ (i.e. deterioration of the maximum switching speed) originated from DIBL effect is expressed by [1-10]:

$$\Delta f = -f_{\text{max}} \frac{2 \text{DIBL}}{V_{dd} - V_t}$$

(1-15)

Therefore, the DIBL and SS are important properties characterizing SCE and electrostatic controllability in MOSFET operation.
Chapter 1. Introduction

Fig. 1-12. Illustration of short-channel effects [1-10]. (a) The DIBL and (b) the SS increase impacts are shown in the relationship between the drain current $I_d$ and the gate voltage $V_g$.

1.2.2 Key concepts for advanced MOSFET

1.2.2.1 FD-SOI devices

Silicon-on-insulator (SOI) substrate consists of a thin single-crystalline Si layer placed on an insulator, which is generally silicon dioxide (SiO$_2$) and is called buried oxide (BOX). The SOI technology was first introduced to military and space applications in the 1970s. For general fabrication of SOI wafers, the founders of Soitec pioneered a new wafer bonding technique, Smart Cut™ [1-26,1-27], which was developed at CEA-LETI and ramped up in mid 1990s. Figure 1-13 illustrates the Smart Cut™ technology. At first, a donor Si wafer A is thermally oxidized to obtain SiO$_2$ layer as a BOX in SOI structure. The transferred Si thickness is settled by cleavage layer creation by ion implantation of hydrogen. After surface cleaning and wafer bonding between the donor wafer A and handle wafer B, the cleavage layer is split. As a result, the structure with thin Si film on BOX layer is achieved. The process is finished with polishing, annealing, and treatment of the thin Si film to ensure the targeted Si thickness.
The SOI is classified into two categories; partially depleted (PD) or fully depleted (FD) substrates depending on the targeted Si film thickness $T_{Si}$ [1-28~1-30]. In general, FD-SOI structure with thinner $T_{Si}$ (typically, $T_{Si}<$20nm) is more advantageous for high- or low-speed digital and analog applications, and also in the mixed-mode IC. The extremely thin body film and dielectric isolation permitting undoped channel provides several advantages: suppression of random dopant fluctuation (RDF), reduced parasitic capacitances, reduction of leakage currents and power consumption, better switching, suitability for low power operation, suppressed latch-up, and simplified lateral isolation process [1-26~1-35].

In addition, body-effect suppression is well known as an important advantage in FD-SOI. The body-effect coefficient, $m$, is an image of the coupling inefficiency (usually for bulk FET) between the gate and the channel of MOSFET. Impact of the body-effect is discussed with comparison between conventional bulk Si and FD-SOI.
Chapter 1. Introduction

MOSFETs in the following. The equivalent circuit capacitance in bulk Si and FD-SOI
MOSFETs is shown in Fig.1-14. The total capacitance $C_{tot}$ in bulk MOSFET is given as:

$$\frac{1}{C_{tot\_bulk}} = \frac{1}{C_{ox}} + \frac{1}{C_{dep} + C_{it}} \quad (1-16)$$

where $C_{acc}$, $C_{dep}$, and $C_{inv}$ are the capacitances in accumulation, depletion, and inversion
layers, and $C_{it}$ is the capacitance of traps at gate oxide/channel interface. Figure 1-15
illustrates the $C_{tot}$-V$_g$ characteristics in bulk Si NMOS FETs [1-36]. Focusing on the
ideal curve (metal gate case without quantum-mechanical (QM) effect), the three modes
 correspond to; upper saturation region on negative bias is accumulation mode, upper
saturation region on positive bias is inversion mode, and in-between lower saturation
region is depletion mode. Great amount of majority or minority carries, respectively in
accumulation and inversion modes, screens the dielectric from the substrate. Thus, in
these regions, measured $C_{tot}$ corresponds to $C_{ox}$ (i.e. $C_{acc}$ and $C_{inv} \gg C_{ox}$). In depletion
region, depletion layer has the width $W_{dep}$ towards the substrate body. Now $C_{tot}$ and $C_{dep}$
in bulk MOSFETs are written as:

$$\frac{1}{C_{tot\_bulk}} = \frac{1}{C_{ox}} + \frac{1}{C_{dep} + C_{it}} \quad (1-17a)$$

with

$$C_{dep} = \frac{\varepsilon_0 \varepsilon_{Si}}{W_{dep}} \quad (1-17b)$$

For FD-SOI case, the $C_{tot}$ is modified as following:

$$\frac{1}{C_{tot\_SOI}} = \frac{1}{C_{ox}} + \frac{1}{C_{dep\_SOI} + C_{it}} \quad (1-18a)$$

with

$$\frac{1}{C_{dep\_SOI}} = \frac{1}{C_{dep} + C_{BOX} + C_{it\_BOX}} \quad (1-18b)$$

where $C_{BOX}$ is the capacitance in BOX, and $C_{it\_BOX}$ is the capacitance of traps at
Si/BOX interface. Here, the $W_{dep}$ equals the Si film thickness $T_{Si}$, thereby $C_{dep} = \varepsilon_0 \varepsilon_{Si}/T_{Si}$
is obtained.
Chapter 1. Introduction

Fig. 1-14. Equivalent circuits of (a) bulk Si and (b) FD-SOI MOSFETs for capacitance.

Body-effect coefficient $m$ is defined as the capacitance divider ratio, and the coefficient in bulk MOSFET is expressed as:

$$ m_{bulk} = 1 + \frac{C_{dep} + C_{it}}{C_{ox}} \quad (1-19) $$
Chapter 1. Introduction

On the other hand, the coefficient in FD-SOI case is given by:

\[
m_{SOI} = 1 + \frac{C_{it}}{C_{ox}} + \frac{C_{dep} (C_{BOX} + C_{it BOX})}{C_{ox} (C_{dep} + C_{BOX} + C_{it BOX})}
\]  

(1-20)

Here, assuming that the ideal circuits exclude \(C_{it}\) and \(C_{it BOX}\), the two equations are simplified as:

\[
m_{bulk} \approx 1 + \frac{C_{dep}}{C_{ox}}
\]  

(1-21)

\[
m_{SOI} \approx 1 + \frac{C_{dep} C_{BOX}}{C_{ox} (C_{dep} + C_{BOX})}
\]  

(1-22)

The coefficient is typically \(m \approx 1.05-1.1\) in FD-SOI devices with thick BOX \((C_{BOX} \ll C_{ox}\) and \(C_{dep}\)), thus the body-effect is roughly unity, meanwhile the effect is non-negligible with \(m \approx 1.2-1.5\) in bulk FETs [1-22,1-32]. Therefore, higher on-state current \(I_{ON}\) is achievable by using FD-SOI technology, as mentioned above in Eq. (1-9). Furthermore, nearly ideal SS in Eq. (1-14) i.e. sharper switching property is also provided.

1.2.2.2 Multi-gate devices

3D architectures are also key features for further MOSFET performance improvement. These multi-gate (MG) architectures provide a better electrostatic integrity, thus limiting the SCE [1-22,1-34~1-36]. The innovative structures allow the continuing enhancement of device performance and offer advantages for both the node downscaling and reduction of power consumption. First commercial MG MOSFET based on bulk FinFET technology was released in 2011 by Intel [1-15,1-20] (cf. Fig.1-4). For future CMOS technology nodes, the MG device with aggressively shrunk channel cross-section, which is called nanowire (NW) MOSFET, is thought to be a strong candidate. Various MG structures are schematically shown in Fig.1-16 [1-10].
Fig. 1-16. Types of MG MOSFETs. (a) SOI DG FinFET, (b) SOI tri-gate FET, (c) SOI \(\Pi\)-gate FET, (d) SOI \(\Omega\)-gate FET, (d) SOI quadruple-GAA FET, and (e) bulk tri-gate FET [1-10].

Advantage of the immunity against SCE in MG architecture is discussed in the following. SS degradation and DIBL are caused by lateral penetration of the electric field from the S/D regions into the channel. The distribution of electrical potential in the channel of a Si MOSFET is described by Poisson equation, which is one of the Maxwell's equations as:

\[
\nabla \cdot \mathbf{E} = \frac{dE_x}{dx} + \frac{dE_y}{dy} + \frac{dE_z}{dz} = -\frac{\rho}{\varepsilon_0 \varepsilon_{Si}} = \text{Const.} \quad (1-23)
\]

where \(\mathbf{E}\) is the vector of the electric field, \(\rho\) is the local density of electrical charge. In MG devices, increased gate control is exerted in the \(z\) (by the top and/or bottom gates) and/or \(y\) (by the left- and right-hand side gates) directions, and this decrease the electric field penetration from S/D regions to the channel (\(x\) direction). Based on the 3D Poisson equation, a parameter, natural length \(\lambda_n\) which represents the lateral extension of the
Chapter 1. Introduction

electrical field, can be introduced [1-35,1-37]. This describes that a MOSFET is free from SCE, if the $L_g$ is six-fold longer than the $\lambda_n$ ($L_g > 6\lambda_n$). If the MG FET has a square cross-section ($T_{Si} = W_{Si}$, where $T_{Si}$ is the Si body thickness and $W_{Si}$ is the Si body width), then the $\lambda_n$ value is given by:

$$\lambda_n = \sqrt{\frac{\varepsilon_{Si}}{n\varepsilon_{ox}}} T_{Si} l_{ox}$$  \hspace{1cm} (1-24)

where $l_{ox}$ is the gate oxide thickness, $\varepsilon_{ox}$ is the relative permittivity of the gate oxide, and $n$ is the effective gate number. By extensive numerical simulations, the value of $n$ is defined as shown in Fig.1-17, and this figure shows the universal dependence of DIBL and SS on the scaling parameter $L/2\lambda_n$ for the various MG configurations [1-38]. In addition, these explanations indicate that SCE can be reduced by using the thinner gate oxide, the shallower S/D regions, and the gate oxide material with the higher dielectric constant.
Fig. 1-17. Dependence of DIBL and SS on the scaling parameter [1-38].

In the history of MG devices, a double-gate (DG) structure was first proposed in 1984 [1-39]. The DG architecture was invented based on laterally positioned Si film (similar to FD-SOI structure) and the additional bottom gate. The first DG MOSFET, the fully depleted lean-channel transistor (DELTA), was actually fabricated in 1989 [1-40]. The DG FET consisted of a vertically positioned Si film, and the vertical
Chapter 1. Introduction

channel technology continued later to DG FinFETs [1-41]. In the DG FinFET (Fig.1-16a), channel conduction is exerted only in both side-walls of Si fin structure. The top has no contribution to the conduction, since the top is covered with hard mask, which is a thick dielectric.

Other MG MOSFET structures have been then excogitated in a stream, such as triple-gate (tri-gate) (Fig.1-16b) [1-42,1-43], pi-gate (Π-gate) (Fig.1-16c) [1-44], omega-gate (Ω-gate) (Fig.1-16d) [1-45], and gate-all-around (GAA) architectures. In tri-gate FETs, gate control is exerted from three surfaces of the channel; the top and two side-walls. Π-gate and Ω-gate FETs improve gate control over tri-gate FET because of better lateral electric field at the bottom, and of increased channel region, respectively. The names of Π-gate and Ω-gate reflect that the gate shapes resemble each Greek character. First GAA device was reported in 1990 [1-46], and consisted of quadruple-gate which has rectangular channel cross-section shape (Fig.1-16e). The all four sides contribute to the channel conduction. In addition, a circular-GAA structure, which has the circularly surrounded channel shape and the aggressively scaled diameter, has been investigated in Refs. [1-47,1-48].

The MG FETs with aggressively downscaled body cross-section are often called nanowire (NW) devices. In this work, we expedientially define our devices with narrower channel top width than ≈30nm and with body height ≈10-15nm as Ω-gate and tri-gate NWs. It should be noticed that the performances of Fin- and NW FETs with rectangular cross-section shape of the body are not significantly different.

In practice, NW FETs are usually designed with several channel fingers aligned parallel and with a common gate electrode. This configuration allows simple increase of the drive current and the total effective channel area by increasing the number of fingers (e.g. tri-gate array structure with the 50-multiple fingers is shown in Fig.1-18 [1-49]). Especially, increment of the total effective channel width is important technology to perform accurate measurements (e.g. capacitance, charge pumping, etc.) in actively miniaturized MG architectures, such as NW FETs. Moreover, 3D-stacked MG devices have been also contrived with a concept of the finger multiplication in the vertical direction [1-50–1-53].
Chapter 1. Introduction

Array of nanowires (x50 channel)

Fig. 1-18. Array of Si NW on oxide (x50 channels) obtained by SEM [1-49].

SOI substrates have good compatibility with MG device fabrication. Particularly, most of the advanced MG devices mentioned above were fabricated by using FD-SOI substrates. FD-SOI substrate is more beneficial than bulk Si case for fabrication of miniaturized MG devices, such as NW FETs, due to the intrinsic device isolation by BOX layer. Although more complicated process are required, bulk DG FinFET and tri-gate devices have been also investigated (Fig.1-16f), and good SCE immunity has been reported [1-15,1-20,1-54]. Basically, MG fabrication process is same as conventional planar device process. Furthermore, the advanced technologies are also applicable, though more process optimization is required.

However, the channel interface quality is often considered in MG FETs as a critical issue, due to MG body formed by etching process, the multiple surface orientations, and the large surface/volume ratio. In fact, the ultra-scaled dimensions with the diameter of NW below sub-10nm can lead to the volume inversion [1-55], and the QM confinement of inversion carriers changes the transport properties in NW FETs [1-56~1-58]. Moreover, the difference of crystallographic orientation between the top (equal to bottom) and side-wall planes change the carrier transport property compared to conventional planar MOSFETs [1-49,1-59,1-60]. Etched MG surfaces usually show the less quality (higher interface states and degraded carrier mobility) than that in the perfect surface of planar devices. The circular shape, curved surface, and rounded corner of NW body with complex crystallographic orientations could also contribute to change of the carrier transport property [1-47~1-54]. Thus, the understanding of carrier
Chapter 1. Introduction

transport behavior and oxide/channel interface quality is particularly important and needs experimental and theoretical investigations.

1.2.2.3 High-\(\kappa\) dielectric/metal gate system

Success of Si MOSFET has proceeded from the excellent MOS structure with the interface of Si/SiO\(_2\). However, as a consequence of aggressively MOSFET downscaling, the replacement of SiO\(_2\) by dielectric with higher permittivity (high-\(\kappa\)) is imperative in order to prevent the excess gate leakage current by enlarged QM tunneling effect. A relationship of physical thickness between SiO\(_2\) (\(T_{\text{SiO2}}\)) and the alternative high-\(\kappa\) dielectric (\(T_{\text{high-}\kappa}\)) with same gate capacitance \(C_{\text{ox}}\) is described as:

\[
C_{\text{ox}} = \frac{\varepsilon_0 \varepsilon_{\text{SiO2}}}{T_{\text{SiO2}}} = \frac{\varepsilon_0 \varepsilon_{\text{high-}\kappa}}{T_{\text{high-}\kappa}}
\]

(1-25)

where \(\varepsilon_{\text{SiO2}}\) is the relative permittivity of silicon dioxide, and \(\varepsilon_{\text{high-}\kappa}\) is the relative permittivity of high-\(\kappa\) dielectric. A high dielectric constant thereby allows physically thicker layer to obtain the same \(C_{\text{ox}}\) than the required \(T_{\text{SiO2}}\). The required \(T_{\text{SiO2}}\) is called the equivalent oxide thickness (EOT), and is given by:

\[
\text{EOT} = \frac{\varepsilon_{\text{SiO2}}}{\varepsilon_{\text{high-}\kappa}} T_{\text{high-}\kappa}
\]

(1-26)

Effectiveness of the high-\(\kappa\) dielectric is interpreted by using the EOT, \(i.e.\) the gate leakage current is reduced with the high-\(\kappa\) dielectric due to thicker \(T_{\text{high-}\kappa}\), while a small EOT is maintained.

To select a good alternative, a number of considerations are required; high dielectric constant, large band gap and band offset to channel material, thermodynamic stability, process compatibility, reliability, and interface quality. SiO\(_2\) is an excellent gate dielectric in terms of band gap and band offset to Si, since the band gap is 9eV and is roughly intermediately placed around Si band gap with 1.1eV thus forming high barriers for both electrons and holes. Most of high-\(\kappa\) dielectric candidates has smaller band gap than the 9eV of SiO\(_2\), and some indicates considerably worse band offsets and symmetry as shown in Fig.1-19 [1-61~1-63]. Moreover, excessively high dielectric constant is ineligible because of a trade-off relationship between the dielectric constant and the band gap as shown in Fig.1-20 [1-61~1-63].
Chapter 1. Introduction

Fig. 1-19. Conduction and valence band offsets for various dielectrics [1-61~1-63].

Fig. 1-20. Band gap energy as a function of relative permittivity for various dielectrics [1-61~1-63].
Chapter 1. Introduction

Hf-based oxides have been widely and intensively investigated as attractive high-κ dielectrics due to the good trade-off between the dielectric constant and the band gap, as shown in Figs. 1-19 and 1-20. Firstly, Hafnium dioxide (HfO₂) has been focused significantly, but the oxide is difficult to etch [1-64], and reacts with the gate electrode [1-65,1-66]. Furthermore, HfO₂ is typically amorphous like SiO₂, however through thermal process in the FET fabrication, the oxide becomes crystalline or poly-crystalline. The poly-crystalline oxide is undesirable, since the dielectric is composed of grains [1-67]. The grains can generate large dispersion of the dielectric property, due to the randomly varied size, orientation, and number in each oxide film. In addition, boundary of the grains possibly makes defects trapping/de-trapping carriers and large leakage current path. These drawbacks can be suppressed by forming hafnium silicate (HfₓSi₁₋ₓO₂ or HfSiO). To achieve more thermal stability, nitrogen-incorporated hafnium silicate, hafnium silicon oxy-nitride (HfSiON), has been proposed. Both reliability and dielectric constant enhancements by the Hf-N bonds were reported [1-64,1-68,1-69].

In conventional gate stack with SiO₂, highly-doped poly-Si gate is used due to good compatibility in device fabrication process. The poly-Si gate similarly behaves as metal due to modulated Fermi level near conduction or valence bands by ion implantation. This technique is greatly advantageous for tuning of threshold voltage Vₜ of MOSFET. However, depletion of the poly-Si gate leading to the spurious Cₜox measurement (smaller than the net value) is non-negligible with FET downscaling (cf. Fig. 1-15). The dopant penetration to gate dielectric is also a problem. Therefore, an appropriate metal gate is also necessary to further scaled MOSFET. For integration, not only metal work function corresponding to Fermi level, which is basically intrinsic property in each metal, but also thermodynamic stability and process compatibility must be taken into account.

Large efforts to integrate high-κ dielectrics and metals as the gate stack system in CMOS devices have been made. Today TiN metal gate has been applied worldwide due to the good stability and compatibility [1-69~1-71]. Moreover, the TiN work function can be adjusted by different deposition process or thickness [1-72,1-73]. Consequently, the work function can be roughly conformed to mid-gap of Si band structure. Thus, as one of the most optimized high-κ/metal gate stack, the Hf-based oxide/TiN system is
Chapter 1. Introduction

utilized. Negative impacts of high-κ/metal gate integration in MOSFETs (degraded inversion carrier mobility and reliability [1-74~1-76]) and the solutions have been also investigated. Most detrimental effects in advanced Hf-based high-κ/TiN devices are ascribed to nitridation processes such as the TiN deposition rather than high-κ dielectric processes [1-77].

1.2.2.4 Strain technology

Strain introduction to the channel material has been considered as one of the most attractive solutions to improve the I\textsubscript{ON}/I\textsubscript{OFF} ratio, transconductance, and carrier mobility against the downscaling limits of MOSFETs [1-78,1-79]. For NMOS, largely improved electron mobility and lower threshold voltage V\textsubscript{t} are achieved by introducing in plane tensile strain in the channel [1-80,1-81]. The enhancement of electron mobility and the V\textsubscript{t} lowering results from splitting of the conduction band [1-82~1-87], as shown in Fig.1-21. The tensile strain separates the six-fold degenerate valleys in unstrained Si into two groups; four-fold (Δ4) valleys with higher energy and two-fold (Δ2) valleys with lower energy. The Δ2 valleys lead to decrease of the averaged conductivity mass owing to the preferential occupancy with lighter conductivity mass than Δ4 valleys. Furthermore, intervalley phonon scattering between the Δ2 and Δ4 valleys is suppressed due to the energy splitting. The latter contribution can be expressed as follows:

\[ \frac{1}{\tau_{\text{phonon}}} \propto \Delta E \]  

(1-27)

where \( \tau_{\text{phonon}} \) is relaxation time due to intervalley phonon scattering and \( \Delta E \) is the energy splitting between the Δ2 and Δ4 valleys of the Si conduction band. The scattering rate decreases as the energy splitting enlarges due to the applied tensile stress in NMOS case. Recently, tensile strained SOI (sSOI) has been proposed as a powerful technology for enhancement of NMOS FET performance with combination of each advantage in SOI and tensile strain technologies [1-27,1-88].

For PMOS, significantly higher hole mobility and lower V\textsubscript{t} are obtained from introduction of in plane compressive strain in the channel [1-89~1-91]. The improvement stems from unraveled Δ2 degeneracy to heavy and light holes (HH and LH) bands in the valence band [1-92] (Fig.1-21). The light hole band provides reduced
Chapter 1. Introduction

conductivity mass. In addition, intervalley (interband) phonon scattering is suppressed by the degeneracy resolution. Uniaxially compressive strained Si channel has been obtained by embedded SiGe-S/D formation [1-93] (cf. Fig.1-4). For future high-performance CMOS node, compressively strained SiGe-on-insulator (SGOI) structure is a serious alternative technology [1-94,1-95]. In addition, a contact-stop-etch-layer (CESL) deposition has been also used as a uniaxial stressor for either tensile or compressive strain depending on the deposition conditions [1-96].

As a consequence, the use of strain technology is thought as an efficient booster to reduce power consumption by lowering the supply voltage without losing circuit performance. At the same time, influence to the oxide/channel interface quality and reliability from the stress technologies would be an issue. Thus, the understanding of comprehensive oxide/channel interface characteristics is absolutely imperative.

Fig. 1-21. Diagram of degenerate conduction and valence bands splitting owing to strain effect.
1.3 Low-frequency noise

Generally, “noise” is referred to as unwanted and detrimental signal mainly appearing in telecommunications, such as sounds and images. Noise usually interferes with communications through transmitting/receiving processes by distorting the raw data. Noise spontaneously and randomly arises in every electronic device, on the current or voltage, and could disrupt the signals. Noise from external sources such as vibrations, lights, interferences from AC power lines, etc… is often considered as a main hindrance, but it can be suppressed or removed by appropriate shielding, filtering, and layout design for electronic devices and circuits. Despite reduction of external noise, inherent noise still exists in each electronic device. Internal noise in the devices cannot be completely eliminated and sets a lower limit on signal detection in RF/analog devices and circuits. For instance, when excess noise at low-frequency region (1/f noise) stemming from MOSFET appears in phase noise of voltage-controlled-oscillators (VCO), the signal-to-noise ratio (SNR) in mixers for homodyne receivers is degraded. The internal noise can be efficiently reduced by optimizing the fabrication process and design of the devices and circuits. Consequently, from an engineer’s point of view, performance limits of RF/analog circuits and devices are determined by noise properties.

On the other hand, from a physicist’s point of view, low-frequency noise (LFN) provides insight into the carrier transport mechanisms in the MOSFET’s channel that cannot be revealed by DC characterization. Moreover, the noise characterization has no lower limit of the necessary MOSFET channel area. Therefore, measurement and understanding of internal noise are important in order to evaluate the performance and study the carrier transport in MOSFETs.

In general, the study of internal electronic noise in solid-state devices is carried out by measuring the current fluctuations. Figure 1-22 illustrates the time dependent fluctuating current I(t) due to random noise effect through a device [1-97], that can be expressed as:

\[ I(t) = \overline{I} + i(t) \]  

(1-28)
In this expression, \( \bar{I} \) is the average value of the current and \( i(t) \) is the randomly fluctuating component as a function of time. The average of \( i(t) \) monitored over a long time should always equal zero (stationary), since the value of \( i(t) \) is completely random at any point in time domain. Noise investigation requires to be performed with mathematical methods based on probability theory, which allows defining the appropriate averages of randomly fluctuating variables. A commonly-used and powerful method to interpret and characterize noise relies on variable transformation from the time domain to the frequency domain by Fourier transform.

The Fourier transform method is defined as:

\[
X(f) = \int_{-\infty}^{\infty} x(t) \exp(-j2\pi ft) dt
\]  

(1-29a)

and reciprocally, inverse Fourier transform:

\[
x(t) = \int_{-\infty}^{\infty} X(f) \exp(j2\pi ft) df
\]  

(1-29b)

where \( x(t) \) is a stationary variable in time domain and \( X(f) \) is the Fourier-transformed variable in frequency domain. The Fourier transform separates the random signal into the sum of simple frequency components represented mathematically as sine and cosine waves. To properly describe the noise distributed within frequency regime, the mean random signal squared (noise power) per unit frequency, named the power spectral
density (PSD) $S(f)$ is generally used. The PSD is given by the autocorrelation function $R(s)$ according to the Wiener-Khintchine theorem \[1-98,1-99\] and can be derived as:

$$S(f) = 4\int_0^\infty R(s)\cos(2\pi fs)ds$$  \hspace{1cm} (1-30a)

equivalently:

$$R(s) = \int_0^\infty S(f)\cos(2\pi fs)df$$  \hspace{1cm} (1-31b)

The PSD can be measured with a spectrum analyzer for the current noise $S_I$ and voltage noise $S_V$ in $A^2/Hz$ and $V^2/Hz$, respectively.

There are various kinds of noise sources leading to different behaviors in frequency or time domain. In the following, representative fundamentals of the noise sources are described \[1-97\].

### 1.3.1 Main noise sources

#### 1.3.1.1 Thermal noise

Thermal noise stems from the random thermal motion of electrons in a material. In 1906, A. Einstein predicted that Brownian motion of electrons would cause fluctuations of the material resistance in thermal equilibrium \[1-100\]. Each time an electron is scattered and the velocity is randomized by the thermal energy. If there are more electrons moving in a certain direction than electrons moving in the other directions, a small net current is flowing. Strength and direction of the current fluctuates, but the average over time is always zero. Thus, thermal noise is nearly constant over frequency, and is also called white noise. It was first experimentally discovered by J. B. Johnson and theoretically explained by H. Nyquist in 1928 \[1-101,1-102\]. For this reason, thermal noise is also called Johnson or Nyquist noise.

If a piece of material with resistance $R$ and temperature $T$ is considered, the PSD of thermal noise current $S_I$ or the voltage counterpart $S_V$ can be written as:

$$S_I = \frac{4kT}{R}$$  \hspace{1cm} (1-31a)

$$S_V = S_I R^2 = 4kTR$$  \hspace{1cm} (1-31b)

Thermal noise exists in every resistor and resistive part of devices except at absolute zero point ($T=0K$), and needs no applied voltage bias. It is thereby frequently used for comparison with other noise sources and temperature measurement characterizing the
Chapter 1. Introduction

resistance \( R \). For instance, thermal noise is usually used to calibrate a noise measurement system, because it determines the lower limit of measured noise level in the system.

1.3.1.2 Shot noise

Shot noise is generally observed in the current flowing across a potential barrier, such as p-n junction and Schottky junction. The current is not continuous due to the discrete nature of the charge carriers (electrons) and is given by the number of carriers flowing through the barrier during a period of time. Shot noise was firstly discovered in vacuum tubes by W. Schottky in 1918, and an equation was also derived as the Schottky formula \[1-103\]. The PSD of shot noise is expressed as:

\[
S_f = 2qI
\]  

(1-32)

Shot noise is also considered as a white noise source, since the behavior has no frequency dependence likewise thermal noise. But, the level of shot noise is generally much lower than the thermal noise, thus it cannot be distinguished easily.

1.3.1.3 Generation-recombination noise

Generation-recombination (g-r) noise in semiconductors is caused from random generation and recombination of charge carriers (i.e. electrons or holes) via trapping sites. It leads to the fluctuation of the number of carriers related to the current flowing. Electronic states localized within the forbidden bandgap are referred to as traps, and exist due to the presence of various defects or impurities in the semiconductor or at the surface \[1-104\]. The carrier number fluctuations by capturing/emitting the carriers can also induce several fluctuations in the carrier mobility, electric field, barrier height, width of space charge region, etc… The g-r noise PSD can be expressed as:

\[
\frac{S_I}{I^2} = \frac{S_N}{N^2} = \frac{\Delta N^2}{N^2}, \quad \frac{4\tau}{1 + (2\pi f)^2 \tau^2}
\]  

(1-33)

where \( N \) is the averaging number of carriers, \( \Delta N^2 \) is the variance of the fluctuating number of carriers, and \( \tau \) is the time constant of the transitions. The shape of g-r noise spectrum in Eq. (1-33) is illustrated in Fig.1-23 and is called a Lorentzian \[1-97\]. In general, the time constant and the relative strength of the traps differ and strongly
Chapter 1. Introduction

depend on the trap energy level and spatial location. The g-r noise is only significant when the Fermi energy level is close to the trap energy level (within a few kT), and then the capture time and the emission time are almost equal. On the other hand, when the Fermi level is far above or below the trap level, the trap is occupied or emptied most of the time and few g-r events occur.

1.3.1.4 Random-telegraph-signal (RTS) noise

A special case of g-r noise is the random-telegraph-signal (RTS) noise (also called burst noise or popcorn noise), which is monitored as discrete switching events of the $I_d$ level in the time domain in a MOSFET. The RTS noise is commonly observed in MOSFETs with small channel area and is correlated to individual carrier trapping/de-trapping between the Si substrate and traps in the gate oxide [1-105,1-106]. If only one or a few traps in the gate oxide are involved, $I_d$ can switch between two or more states owing to random trapping/de-trapping of carriers.

For a two-level system with step difference $\Delta I$ and time durations for the lower state $\tau_l$ and for the higher state $\tau_h$, the PSD of the current fluctuations is derived under Poisson distribution (Fig.1-24) as:

$$S_f = \frac{4(\Delta I)^2}{(\tau_l + \tau_h)\left\{\left(\frac{1}{\tau_l} + \frac{1}{\tau_h}\right)^2 + (2\pi f)^2\right\}}$$

(1-34)

Both PSD shapes of RTS noise and g-r noise exhibit a Lorentzian type (Fig.1-23). When the number of traps contributing to the current fluctuations is small, the g-r noise is only observed as a sum of the RTS noise stemming from one or a few traps with identical time constants. In typical RTS noise investigation, the random switching process of the $I_d$ level involved by just one trap, i.e. by a single electron, can be studied in the time domain. The trap energy level, spatial location of the trap, and the capture and emission behavior can be derived from the g-r and RTS noise characterizations with measuring the temperature and bias dependencies [1-104, 1-107~1-109].
Chapter 1. Introduction

Fig. 1-23. A Lorentzian shaped PSD, plotted for the RTS noise waveform in Fig.4-3 [1-97].

Fig. 1-24. Schematic description of RTS noise, exemplified for a MOSFET. The drain current switches between two discrete levels when a channel electron moves in and out of a trap in the gate oxide [1-97].
Chapter 1. Introduction

1.3.1.5 1/f noise

1/f noise, also called flicker noise, is the general name of fluctuations with a PSD being proportional to \(1/f^\gamma\) with the value of frequency exponent \(\gamma\) around 1. The general form of PSD for 1/f noise is given as:

\[
S_f = \frac{K \cdot I^\zeta}{f^\gamma}
\]

(1-35)

where \(K\) is a proportional constant and \(\zeta\) is a current exponent. The 1/f noise was firstly observed in vacuum tubes by J. B. Johnson in 1925 [1-110], and then was first interpreted by W. Schottky [1-111]. It has been accepted as the most general noise type in low-frequency regime of the spectrum (\(10^5\)-\(10^7\)Hz) in most conductive materials and various semiconductor devices up to the present date. In general, the 1/f noise is difficult to find at high-frequency part due to the overlap with thermal noise. There are essentially two physical mechanisms of current fluctuations: fluctuations in the carrier mobility or fluctuations in the number of carriers.

For the carrier number fluctuations, the g-r noise stemming from a large number of traps can produce 1/f noise by the PSD superposition for a certain distribution of various time constants as shown in Fig.1-25. The idea of Lorentzians superposition to yield the 1/f noise behavior was suggested by J. Bernamont in 1937 [1-112] and by M. Surdin in 1939 [1-113]. The 1/f noise from fluctuations of the carrier number has been well described in large area down to small area MOSFETs. However, 1/f noise can be still observed even though the RTS noise is not involved. In such case, the 1/f behavior is attributed to the fluctuations in the carrier mobility. The physical origin of 1/f noise (carrier number fluctuations vs. mobility fluctuations) still remains controversial and the search of mechanisms of this noise is being intensively continued to the present day.
Chapter 1. Introduction

1.3.2 Low-frequency noise in MOSFET

1.3.2.1 LFN measurements as a diagnostic tool

Measurement of LFN appearing in the drain current $I_d$ is an efficient diagnostic tool to characterize the electrical properties of MOSFETs, mainly focusing on the oxide/channel interface properties. In general, LFN spectra in a MOSFET show the frequency dependent components; $1/f$ and/or $1/f^2$ (g-r) components, as mentioned above. Figure 1-26 shows a schematic of the PSDs for the $1/f$, g-r, and thermal noise at low frequency region [1-97].
Chapter 1. Introduction

Fig. 1-26. The PSD for low-frequency noise and white noise plotted vs. frequency. The excess noise above the white noise floor is called low-frequency noise and may consist of 1/f noise or g-r noise [1-97].

Even if 1/f noise is considered to be universal for various devices, there have been controversies for its origin. The current fluctuations in materials can be understood as conductivity fluctuations. The conductivity $\sigma$ is defined for drift of electrons as:

$$\sigma = qn\mu_n \quad (1-36)$$

where $n$ is the carrier (electron) density as carrier and $\mu_n$ is the electron mobility. From the idea of conductivity fluctuations, two fluctuation models can be considered; carrier number fluctuations (CNF, $\Delta n$) and mobility fluctuations (MF, $\Delta \mu$). Several theories have been proposed to interpret l/f noise in MOSFETs, and there are two most essential frameworks:

(i) Hooge empirical model, which presumes the MF [1-114--1-118]

(ii) McWhorter model, which assumes the CNF by the QM tunneling transitions between oxide traps and channel [1-119--1-123]

In MOSFETs, the drain current flows in the channel, i.e. a narrow path confined close to the substrate surface beneath the gate oxide. In such case, CNF is mostly expected, and is actually dominant as the 1/f noise source in some reports [1-124--1-127].
Chapter 1. Introduction

Nevertheless, other published works have reported that the MF noise model tends to be better to explain the 1/f noise especially in PMOS FETs [1-128,1-129].

Concerning 1/f noise in recent advanced MOSFETs, such as MG devices (FinFETs [1-130~1-143] and NW devices [1-53,1-144~1-152]), the origin is attributed to the carrier number fluctuations with correlated mobility fluctuations (CNF+CMF) [1-153,1-154]. This model assumes that CNF additionally induces fluctuations of the carrier mobility due to Coulomb interactions between charge carriers in the channel and trapped charges. In practice, this CNF+CMF model is suitable for MG devices [1-53, 1-130,1-131,1-134,1-137,1-138,1-141~1-144,1-146,1-147,1-149~1-152]. Consequently, LFN measurement is thought to be enough powerful to characterize the oxide/channel interface properties even for future device nodes with more complex and ultra-scaled architectures, such as NW MOSFETs.

1.3.2.2 Hooge empirical model - Mobility fluctuations

In 1969, an empirical relation between the conductivity fluctuations showing the 1/f noise and the number of conducting carriers N was proposed by F. N. Hooge [1-114]. It is simply given as [1-114~1-118]:

\[
\frac{S_\sigma}{\sigma^2} = \frac{S_R}{R^2} = \frac{S_I}{I^2} = \frac{\alpha_H}{fN}
\]  
(1-37)

where \( S_\sigma/\sigma^2 \) is the normalized conductivity noise PSD, \( S_R/R^2 \) is the normalized resistance noise PSD, and \( \alpha_H \) is a dimensionless parameter usually referred to as the Hooge parameter. The Hooge model has successfully explained the 1/f noise in metals and bulk semiconductors. In Eq. (1-37), the factor \( N^{-1} \) means that the fluctuations only result from mobility fluctuations of the conducting carriers [1-115]. It was also proposed that only phonon scattering contributes to the mobility fluctuations [1-117].

Unfortunately, the Hooge model does not suggest any physical explanations of the MF, and cannot provide a further explanation for 1/f noise. In spite of the success of the empirical model, the lack of physical principles is a weakness. Several efforts have been made to develop a theory of MF noise model. However, none of them is widely accepted so far. Nevertheless, it has often been used to compare the noise behavior between different devices or materials.
Chapter 1. Introduction

The Hooge MF model was applied for the linear and saturation regions in MOSFET operation [1-155~1-158]. In linear region, the normalized current noise spectral density $S_{ld}/I_d^2$ can be defined involving the total number of inversion carriers $N=WLQ_{inv}/q$ as:

$$S_{ld}/I_d^2 = \frac{q\alpha_H}{fWLQ_{inv}}$$

(1-38)

Substituting the definition of effective mobility $\mu_{eff}$ (cf. Eq. (3-1)) into this equation, it can be seen that the $S_{ld}/I_d^2$ is inversely proportional to $I_d$ as:

$$\frac{S_{ld}}{I_d^2} = \frac{q\alpha_H \mu_{eff} V_d}{fL^2 I_d}$$

(1-39)

In saturation region, on the other hand, $Q_{inv}$ is non-uniformly distributed. In fact, it varies parabolically along the channel and reaches zero at the drain region edge. In such case, $S_{ld}/I_d^2$ is expressed considering the non-uniform inversion charge as:

$$S_{ld}/I_d^2 = \frac{q\alpha_H}{fWL^2} \int_0^L \frac{dx}{Q_{inv}(x)}$$

(1-40)

Introducing here the gradual channel approximation (GCA) [1-159], the $I_d$ leads to:

$$I_d = W\mu_{eff} Q_{inv}(x) \frac{dV}{dx}$$

(1-41)

Substituting the approximated Eq. (1-41) into Eq. (1-40) and assuming a constant mobility along the channel $\mu_{const}$, a similar relationship to Eq. (1-39) is obtained as:

$$S_{ld}/I_d^2 = \frac{q\alpha_H}{fWL^2} \int_0^L \frac{dx}{Q_{inv}(x)} = \frac{q\alpha_H}{fWL^2} \int_0^{V_d} \frac{dV}{I_d} \frac{\mu_{eff} W}{I_d} dV = \frac{q\alpha_H \mu_{const} V_d}{fL^2 I_d}$$

(1-42)

Therefore, MOSFETs in linear and saturation regions show the same $S_{ld}/I_d^2$ behavior decreasing in inverse proportion to $I_d$ in the Hooge MF model.

1.3.2.3 McWhorter model - Carrier number fluctuations

In 1957, A. L. McWhorter dealt with $1/f$ noise spectra observed in germanium-based MOS structure, and proposed the charge fluctuations model caused by the tunneling between the bulk and the oxide defects as the physical mechanism of the $1/f$ noise [1-119]. This model has been considered as a prototype of the carrier number fluctuations (CNF) model, and accepted widely [1-120~1-123,1-158,1-160]. The CNF in a NMOS FET is schematically illustrated in Fig.1-27 [1-97]. Generally, it is
understood that the fluctuations of drain current $I_d$ stem from the fluctuations of the oxide charges, and the oxide charge fluctuations result from the dynamic trapping and de-trapping of carriers between the channel and oxide traps located near the interface. The oxide charge fluctuation $\delta Q_{ox}$ is equivalent to the flat-band voltage fluctuation $\delta V_{fb}$ by considering the $V_{fb}$ definition in Eq. (1-12), and it is written as:

$$\delta Q_{ox} = -C_{ox}\delta V_{fb}$$  \hspace{1cm} (1-43)

with

$$V_{fb} = \phi_{ms} - \frac{Q_{ox}}{C_{ox}}$$  \hspace{1cm} (1-12)

Therefore, the drain current fluctuation $\delta I_d$ can be derived as [1-158,1-160]:

$$\delta I_d = \frac{\partial I_d}{\partial Q_{ox}} \delta Q_{ox} = \frac{\partial I_d}{\partial V_{fb}} \delta V_{fb} = -g_m \delta V_{fb}$$  \hspace{1cm} (1-44)

here noticing that $V_g$ and $V_{fb}$ play a symmetric role. Consequently, a relationship between the $S_{Id}/I_d^2$ and the flat-band voltage noise PSD $S_{Vfb}$ is given as:

$$\frac{S_{Id}}{I_d^2} = \frac{g_m^2}{I_d^2} S_{Vfb}$$  \hspace{1cm} (1-45)

From Eq. (1-45), it is shown that the normalized drain current noise $S_{Id}/I_d^2$ in the CNF model is proportional to $(g_m/I_d)^2$. The $S_{Id}/I_d^2$ curve shows a plateau in weak inversion region, whereas the curve decreases in inverse proportion to $I_d^2$ in strong inversion region. An illustration of the $S_{Id}/I_d^2$ behavior difference between CNF and Hooge MF models from subthreshold to strong inversion regions is shown in Fig.1-28.
Chapter 1. Introduction

**Fig. 1-27.** Schematic illustration of electrons in the channel of a MOSFET moving in and out of traps, giving rise to fluctuations in the inversion charge density and thereby the drain current [1-97].

**Fig. 1-28.** Schematic of the mobility fluctuation noise and carrier number fluctuation noise from subthreshold to the strong inversion regime.

**Equation (1-45)** is a common expression without supposing the mechanism of the flat-band voltage fluctuations. Physical carrier trapping and de-trapping between the gate oxide and the channel by the tunneling is assumed as the mechanism, and it is the
Chapter 1. Introduction

essence of McWhorter model as the explanation of 1/f noise in MOSFETs. In the tunneling process, the trapping time constant $\tau_{\text{trap}}$ is given by:

$$
\tau_{\text{trap}} = \tau_0(E) \cdot \exp\left(\frac{z}{\lambda}\right)
$$

where $\tau_0$ is the time constant based on Shockley-Read-Hall (SRH) process and often taken as $10^{-10}$s, $z$ is the distance of a trap located in the gate oxide from the interface ($z=0$), and $\lambda$ is the tunneling attenuation length of the electron or hole wave function in the gate oxide. The value of $\lambda$ is predicted by the Wentzel-Kramers-Brillouin (WKB) approximation, and is defined as [1-120]:

$$
\lambda = \left(\frac{4\pi}{h} \sqrt{2m^*\Phi_B}\right)^{-1}
$$

where $\Phi_B$ is the tunneling barrier height felt by the carriers at the interface, $h$ is the Planck's constant, and $m^*$ is the effective mass of the carriers. The values of $\lambda$ depends on the gate oxide materials, however the reported values lie in the range of $\approx 0.07-0.21$nm [1-97]. Especially, $\lambda$ is estimated as $\approx 0.1$nm in the Si/SiO$_2$ gate. For the electron tunneling, this yields $z=2.3$nm and 0.9 nm for a frequency of 1Hz and 1MHz, respectively. Thus, oxide traps located near the channel interface are fast, and those located more than 2.5 nm from the interface are slow contributing to high and low frequency range, respectively.

Based on the tunneling process model, $S_{V_{fb}}$ can be evaluated as:

$$
S_{V_{fb}} = \frac{q^2kT\lambda N_t}{f^\gamma WLC_{ox}^2}
$$

where $N_t$ is the gate oxide trap density per volume in unit of $\text{eV}^{-1}\text{cm}^{-3}$. The frequency exponent $\gamma$ deviates from 1 if the trap density is non-uniformly distributed for the depth [1-161,1-162]. It is noticed that the responsible traps for the fluctuations are those located within 2kT range from quasi-Fermi energy level (i.e. total 4kT range) [1-120].

The band diagram shown in Fig.1-29 illustrates the tunneling transition of carrier (electron) from the Si substrate to the gate oxide, in (i) direct process [1-120] or (ii) indirect one via interface traps as steppingstones [1-163]. The window of traps with 4kT range seen at a particular bias point is shown as the shaded area. From the interface trap density $D_{it}$ studies, the $D_{it}$ often shows a U-shaped distribution as a function of energy.
in the Si band gap, with an increased value toward the conduction or valence band edges \[1-164\]. Assuming that \( N_t \) follows the same behavior as \( D_{it} \), the \( N_t \) is predicted to increase with \( V_g \) bias, because the quasi-Fermi level approaches the band edge \( E_C \) or \( E_V \) (e.g. the quasi-Fermi level for electron \( E_{Fn} \) is close to the \( E_C \) in Fig.1-29). Owing to the band bending of the gate oxide, the \( N_t \) distribution in the traps window could become non-uniform. Thus, the frequency exponent \( \gamma \) could also deviate from 1 in inversion region.

![Energy band diagram showing the tunneling transitions of electrons between the conduction band and traps in the gate oxide, (i) corresponds to direct tunneling and (ii) to indirect tunneling via interface traps [1-97].](image)

1.3.2.4 CNF+CMF model

In 1990, Hung et al. suggested a unified model which combines the CNF and the MF frameworks [1-153]. In 1991, a more popular definition was proposed by Ghibaudo et al. [1-154]. In this advanced theory, the influence on the conduction through the Coulomb interaction with the trapped carriers is also considered. This means that the oxide charge fluctuations, \( i.e. \) the CNF, can additively induce a change of the mobility which causes an extra \( I_d \) variation. Based on this idea for the MF correlated to the CNF, the drain current fluctuations \( \delta I_d \) can be expressed with Eq. (1-44) as:
Chapter 1. Introduction

\[ \delta I_d = \frac{\partial I_d}{\partial V_{fb}} \delta V_{fb} + \frac{\partial I_d}{\partial \mu_{eff}} \delta \mu_{eff} = -g_m \delta V_{fb} + \frac{\partial I_d}{\partial \mu_{eff}} \frac{\partial \mu_{eff}}{\partial Q_{ox}} \delta Q_{ox} \quad (1-49) \]

Since \( I_d \) is proportional to effective mobility \( \mu_{eff} \) (cf. Eq. (3-1)) then this equation yields to:

\[ \delta I_d = -g_m \delta V_{fb} + \frac{I_d}{\mu_{eff}} \frac{\partial \mu_{eff}}{\partial Q_{ox}} \delta Q_{ox} = -g_m \delta V_{fb} - \frac{I_d}{\mu_{eff}} \frac{\partial \mu_{eff}}{\partial Q_{ox}} C_{ox} \delta V_{fb} \quad (1-50) \]

Here a scattering parameter can be introduced to reflect the coupling between the oxide charge and the mobility variations. The Coulomb scattering coefficient \( \alpha_{sc} \) is defined as:

\[ \alpha_{sc} = \frac{-\frac{1}{\mu_{eff}}}{\frac{\partial \mu_{eff}}{\partial Q_{ox}}} = \frac{1}{\mu_{eff}^2} \frac{\partial \mu_{eff}}{\partial Q_{ox}} \quad (1-51) \]

Substituting Eq. (1-51) into Eq. (1-50), then \( \delta I_d \) is written as:

\[ \delta I_d = -g_m \delta V_{fb} - I_d \alpha_{sc} \mu_{eff} C_{ox} \delta V_{fb} = -g_m \left( 1 + \alpha_{sc} \mu_{eff} C_{ox} \frac{I_d}{g_m} \right) \delta V_{fb} \quad (1-52) \]

Consequently, a definition of \( S_{ld}/I_d^2 \) in the “carrier number fluctuations with correlated fluctuations (CNF+CMF)” model can be given by:

\[ \frac{S_{ld}}{I_d^2} = \left( \frac{g_m}{I_d} \right)^2 \left( 1 + \alpha_{sc} \mu_{eff} C_{ox} \frac{I_d}{g_m} \right)^2 S_{\delta fb} \quad (1-53) \]

In Eq. (1-53), the first term corresponds to the CNF component and the second term indicates the CMF factor by trapped charges. If \( \alpha_{sc} \) is close to zero, it means that CMF does not influence the LFN and the behavior can be described by the CNF only. In contrast, when the \( \alpha_{sc} \) is high enough, the slope of \( S_{ld}/I_d^2 \) vs. \( I_d \) in strong inversion region is impacted by the CMF and departed from the proportion to \( I_d^2 \). However, CMF does not influence the noise behavior in weak inversion region, and CNF is predominant.

A constant \( \alpha_{sc} \) has been frequently used in the LFN models, but this is not physically correct for several reasons, such as the screening effect [1-109,1-127]. In practice, \( \alpha_{sc} \) is expected to decrease with increasing inversion charge density \( Q_{inv} \) due to the screening effect. In addition, the product of \( \alpha_{sc} \mu_{eff} = \mu_{eff}^{-1} \frac{\partial \mu_{eff}}{\partial Q_{ox}} \) is anticipated as a key and fairer parameter, which is called Coulomb scattering parameter, in the CMF investigation [1-137,1-165].
Chapter 1. Introduction

The relationship between the drain current noise PSD $S_{Id}$ and the input gate voltage noise counterpart $S_{Vg}$ is expressed as [1-154]:

$$S_{Vg} = \frac{S_{Id}}{g_m^2} = \left(1 + \alpha_{sc} \mu_{eff} C_{ox} \frac{I_d}{g_m}\right)^2 S_{Vfb}$$  \hspace{1cm} (1-54)

It is thus confirmed that $I_d$ noise spectrum can be simply transformed to the $V_g$ noise characteristic by measuring $g_m$.

Lastly, a relationship between MOSFET's operation mode and evaluation of CNF/CMF components is illustrated in Fig.1-30. The CNF component is usually extracted at subthreshold region exhibiting plateaued noise level, whereas the CMF component can become predominant and be determined at inversion region. Moreover, ITRS requirements for upper limit of $1/f$ noise level are defined at an inversion condition ($V_{g-Vt}=0.2V$) [1-21].

Fig. 1-30. Schematic of the mobility fluctuation noise and carrier number fluctuation noise from subthreshold to the strong inversion regime.
Chapter 1. Introduction

1.4 Purposes and scopes of this work

Future MOSFET technology node should require MG architectures. However, it became difficult to rigorously examine the electrical characterizations of MG FETs, especially for NW devices, with general characterization method based on capacitance measurement (such as split C-V). Low-frequency noise (LFN) also provides deep insights into electrical properties of the gate oxide/channel interface in MOSFETs. Moreover, it is a powerful advantage that LFN characterization has no lower limit of the necessary MOSFET channel area. Therefore, LFN measurement can be a powerful characterization technique for ultra-scaled NW MOSFETs. Consequently, measurements and understanding of LFN are highly important in order to evaluate the electrical interface properties and the performance in MOSFETs.

Tables 1-2 and 1-3 summarize previous reports of MG FETs with conventional gate oxide (mainly SiO₂/poly-Si gate stack) and with Hf-based high-κ/metal gate stack, respectively. Nowadays, a number of reports for LFN measurement even in MG devices (for FinFETs [1-130~1-143] and for NW FETs [1-53,1-144~1-152]) have been published. Concerning LFN characterizations in recent MG devices, the origin of 1/f noise is mainly attributed to unified CNF+CMF. In fact, the model is suitable for most of MG devices, and have been discussed in previous reports [1-53,1-130,1-131,1-134,1-137,1-138,1-141~1-144,1-146,1-147,1-149~1-152]. However, few reports of comprehensive study on each parameter defined in the CNF+CMF model as functions of MOSFET channel size (width W and length L), architectural difference (planar vs. MG), and technological parameters (channel orientation, strain effect, etc…), have been published.
## Chapter 1. Introduction

Table 1-2. Previous reports of MG FETs with conventional gate oxide.

<table>
<thead>
<tr>
<th>Authors</th>
<th>Year</th>
<th>Ref.</th>
<th>Channel material</th>
<th>Gate type</th>
<th>Gate material</th>
<th>LFN study</th>
</tr>
</thead>
<tbody>
<tr>
<td>K. H. Yeo, et al.</td>
<td>2006</td>
<td>[1-166]</td>
<td></td>
<td>Si</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S. D. Suk, et al.</td>
<td>2007</td>
<td>[1-167]</td>
<td>Si</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M. Li, et al.</td>
<td>2007</td>
<td>[1-168]</td>
<td>Si, sSi</td>
<td>GAA</td>
<td>SiO₂/TiN</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2009</td>
<td>[1-169]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2014</td>
<td>[1-152]</td>
<td>sSi</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>N. Singh, et al.</td>
<td>2006</td>
<td>[1-48]</td>
<td>Si</td>
<td></td>
<td>SiO₂/poly-Si</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[1-170]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Y. Jiang, et al.</td>
<td>2008</td>
<td>[1-171]</td>
<td>Si</td>
<td>GAA</td>
<td>SiO₂/NiSi</td>
<td>No</td>
</tr>
<tr>
<td>C. Wei, et al.</td>
<td>2009</td>
<td>[1-145]</td>
<td>Si</td>
<td></td>
<td>SiO₂/poly-Si</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td></td>
<td>[1-146]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>[1-135]</td>
<td>Tri-gate</td>
<td>SiO₂/poly-Si</td>
<td></td>
<td></td>
</tr>
<tr>
<td>F. Crupi, et al.</td>
<td>2006</td>
<td>[1-130]</td>
<td>Si</td>
<td>Tri-gate</td>
<td>SiON/poly-Si</td>
<td>Yes</td>
</tr>
<tr>
<td>T. Ohguro, et al.</td>
<td>2009</td>
<td>[1-133]</td>
<td>Si</td>
<td>Tri-gate</td>
<td>SiON/poly-Si</td>
<td>Yes</td>
</tr>
<tr>
<td>J. Chen, et al.</td>
<td>2008</td>
<td>[1-59]</td>
<td>Si</td>
<td>GAA</td>
<td>SiO₂/poly-Si</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2010</td>
<td>[1-172]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>M. Saitoh, et al.</td>
<td>2010</td>
<td>[1-60]</td>
<td>Si</td>
<td>Tri-gate</td>
<td>SiO₂/poly-Si</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2012</td>
<td>[1-173]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2013</td>
<td>[1-151]</td>
<td></td>
<td></td>
<td></td>
<td>Yes</td>
</tr>
<tr>
<td>S. Sato, et al.</td>
<td>2011</td>
<td>[1-174]</td>
<td>Si</td>
<td>GAA</td>
<td>SiO₂/poly-Si</td>
<td>No</td>
</tr>
<tr>
<td>W. Feng, et al.</td>
<td>2011</td>
<td>[1-149]</td>
<td>Si</td>
<td>Tri-gate</td>
<td>SiO₂/poly-Si</td>
<td>Yes</td>
</tr>
</tbody>
</table>


Chapter 1. Introduction

Table 1-3. Previous reports of MG FETs with Hf-based high-$\kappa$/metal gate stack.

<table>
<thead>
<tr>
<th>Authors</th>
<th>Year</th>
<th>Ref.</th>
<th>Channel material</th>
<th>Gate type</th>
<th>Gate material</th>
<th>LFN study</th>
</tr>
</thead>
<tbody>
<tr>
<td>T. Ernst, et al.</td>
<td>2006</td>
<td>[1-50]</td>
<td>Si</td>
<td></td>
<td></td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2010</td>
<td>[1-175]</td>
<td>Si</td>
<td></td>
<td></td>
<td>No</td>
</tr>
<tr>
<td>M. Cassé, et al.</td>
<td>2010</td>
<td>[1-164]</td>
<td>Si</td>
<td></td>
<td></td>
<td>No</td>
</tr>
<tr>
<td>D. Jang, et al.</td>
<td>2010</td>
<td>[1-147]</td>
<td>SiGe</td>
<td></td>
<td></td>
<td>Yes</td>
</tr>
<tr>
<td>L. Hutin et al.,</td>
<td>2010</td>
<td>[1-176]</td>
<td>Si, SiGe</td>
<td>Tri-gate</td>
<td></td>
<td>No</td>
</tr>
<tr>
<td>M. Fulde, et al.</td>
<td>2007</td>
<td>[1-132]</td>
<td>Si</td>
<td>Tri-gate</td>
<td>HfO$_2$/TIN</td>
<td>Yes</td>
</tr>
<tr>
<td>S. Bangsaruntip, et al.</td>
<td>2009</td>
<td>[1-177]</td>
<td>Si</td>
<td>GAA</td>
<td>Hf-based oxide/TaN</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2013</td>
<td>[1-178]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>C. Auth, et al.</td>
<td>2011</td>
<td>[1-20]</td>
<td>Si, sSi</td>
<td>Tri-gate</td>
<td>Hf-based oxide/metal</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2013</td>
<td>[1-141]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2013</td>
<td>[1-143]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>2013</td>
<td>[1-179]</td>
<td>Si, sSi</td>
<td>Tri- &amp; $\Omega$-gate</td>
<td>HfSiON/TIN</td>
<td>No</td>
</tr>
<tr>
<td></td>
<td>2013</td>
<td>[1-183]</td>
<td>Si, sSi</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>P. Nguyen, et al.</td>
<td>2014</td>
<td>[1-184]</td>
<td>Si, SiGe</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

According to Eqs. (1-25), (1-26), (1-48), (1-53), and (1-54), contribution of MOSFET scaling (channel width $W$ and length $L$, and EOT) to LFN based on
Chapter 1. Introduction

CNF+CMF is derived as:

\[ S_{Vg} = \frac{S_{Id}}{g_m} \times \frac{1}{WLC_{ox}^2} \times \frac{EOT^2}{WL} \]  \hspace{1cm} (1-55)

Therefore, it is predicted that LFN improves with EOT scaling, whereas the channel size scaling increases the noise level. However, EOT scaling techniques by nitridation of the SiO\(_2\) gate oxide (leading to SiON) and by using high-\(\kappa\) dielectric such as Hf-based oxide generally introduces charged traps into the oxide, which become origin of higher 1/f noise. Figure 1-31 by Morfouli et al. in 1996 [1-185] shows increase of oxide trap density \(N_t\) with increase of incorporated nitrogen percentage for the Si/SiO\(_2\) interface. M. Fulde et al. reported in 2007 that the \(S_{Vg}\) level increases as Hf content increases from SiON to pure HfO\(_2\), whereas EOT and gate leakage current are reduced owing to Hf (Fig. 1-32) [1-132].

![Fig. 1-31. Oxide trap density \(N_t\) variation with nitrogen percentage for p- and n-channel devices [1-185].](image)

Fig. 1-31. Oxide trap density \(N_t\) variation with nitrogen percentage for p- and n-channel devices [1-185].
In intensive investigations of high-κ/metal gate stack, a number of LFN researches for Hf-based gate dielectric have been reported even in MG devices \([1-132,1-134,1-137\sim1-143]\). But, there are few reports of LFN study in NW FETs with high-κ/metal gate stack. Tachi et al. reported a figure exhibiting LFN behavior of vertically-stacked GAA NWs in 2009, as shown in Fig.1-33 \([1-53]\). They found that the trap density of Si NWs is higher than the value of planar FD FET. Therefore, there is a concern about the degraded interface quality in NW FETs with Hf-based high-κ/metal gate.
Fig. 1-33. Low-frequency noise of Si and c-strained SiGe NWs. Inserted figure is a comparison of oxide trap density \( (N_t) \). \( L_G \) and \( W_{NW} \) are \( \sim290\text{nm} \) and \( \sim20\text{nm} \), respectively [1-53].

Similarly with the report by Tachi et al., Zhuge et al. reported LFN characterization of GAA NW with thermal Si oxide (SiO\(_2\)) with higher oxide trap density than conventional SiO\(_2\)/poly-Si gate stack in 2009 [1-144]. They considered that the degradation could be caused by various surface orientations and small diameter of GAA NW. On the other hand, Crupi et al. reported similar values of oxide trap density between tri-gate and planar NMOS FETs with SiON/poly-Si gate stack in 2006, as shown in Fig.1-34 [1-130]. Contributions of different crystallographic orientations of channel surface among the interfaces (i.e. MG top (and bottom) surface vs. side-walls) into oxide trap density should be thus evaluated in detail.
Fig. 1-34. Effective trap density versus gate voltage overdrive for the 30-fin triple-gate devices (W\textsubscript{FIN}=60\text{nm}, L=1\text{μm}) and planar devices (W×L=1\text{μm}×1\text{μm}). No significant difference between the two structures is observed. [1-130].

Meanwhile, LFN level (S\textsubscript{1/2}/I\textsubscript{d}\textsuperscript{2}) decrease was observed in SOI tri-gate NW FETs with SiO\textsubscript{2}/poly-Si by Feng \textit{et al.} in 2011 [1-149], and in GAA Si NW FETs with SiO\textsubscript{2}/TiN by Lee \textit{et al.} in 2012 as shown in Fig.1-35 [1-150]. It could be ascribed to quantum confinement of carriers due to large surface/volume ratio of NW, as shown in the simulation results in SOI tri-gate NW FETs by Feng \textit{et al.} in 2011 (Fig.1-36 and 1-37) [1-149]. The deeper location of electron charge-centroid from the interface in the NW channel in comparison with planar FET results from the quantum confinement effect. This volume inversion impact may also be observed in aggressively scaled NWs with Hf-based high-κ/metal gate stack.
Chapter 1. Introduction

Fig. 1-35. Averaged noise spectral densities (symbols $<S_{Id}/I_d^2>$ and (lines) $<(g_m/I_d)^2>$ versus $I_d$ at $V_d=0.1V$ and $f=10$Hz for 7-, 9-, and 12-nm $d_{NW}$, respectively. All the left axes represent $<S_{Id}/I_d^2>$, whereas all the right axes (red colored) represent $<(g_m/I_d)^2>$ multiplied by a constant. The symbols within the dotted circle at the same current level (1μA) are for the comparison of $<S_{Id}/I_d^2>$ for each $d_{NW}$. [1-150].

Fig. 1-36. Electron density mappings of NW FET with (a) $V_g-V_t=0V$ and (b) 0.5V, demonstrating the charge-centroid position (red in color) moving to the corners of the NW with increasing $V_g$. The density profiles along the lines are shown in Fig.1-37 [1-149].
Fig. 1-37. Change in electron density along a diagonal (corner) and from the center of an edge in Fig.1-36 as a function of distance from the interface for (a) \( V_{g-V_i}=0\) V and (b) 0.5 V, showing that the peak position \( p_{pk} \) of the electron density in the NW is much further from the interface than that of a planar FET. Taking the electric permittivity into account, the 2-nm-shift in the charge-centroid causes a change of 0.7 nm in the equivalent oxide thickness. Nevertheless, the higher drivability is maintained due to the large value of \( N_{inv} \) in the NW [1-149].

Influence of strain technology into the interface quality has also been a significant concern, and has been studied. Contributions of strain effect to the interface quality and mobility fluctuations are in fact concerns. For improvement of NMOS performance, tensile strained Si fabricated on SiGe virtual layers has been used and reported the LFN characteristics mostly for planar FETs [1-97,1-186~1-192]. The upgraded [1-186~1-188], constant [1-97], and degraded [1-189~1-192] LFN results compared with reference Si devices have been reported. For example, Fig.1-38 shows a deteriorated oxide trap density with increase of Ge content in strained-relaxed-buffer (SRB) SiGe virtual layer reported by Wang et al. in 2007 [1-192]. LFN data of sSi NW is necessary for future CMOS node.
For PMOS enhancement, compressively strained channel has been fabricated by SiGe source/drain (S/D) and SiGe channel formations. There are few reports of LFN study for SiGe S/D technique in planar [1-193~1-195] and NW [1-152] FETs. Also, LFN properties for SiGe channel FinFETs [1-138,1-139] and NWs [1-53,1-147] have been investigated. As Tachi et al. reported a 3.5 times higher oxide trap density for SiGe NWs than for Si NWs (Fig.1-33 [1-53]), there is a concern about the interface quality.

Finally, upper limit requirements of 1/f LFN level defined by the ITRS for future CMOS logic circuits consisting of MG FETs should be accomplished. The ITRS requirements (in 2013 edition) of gate voltage noise $S_{Vg}$ normalized by channel area are summarized in Fig.1-39 [1-21].
Fig. 1-39. ITRS requirements for future high performance (HP) and low standby power (LSTP) logic circuits consisting of MG FETs. Upper limit requirements of gate voltage noise $S_{Vg}$ normalized by (a) channel area ($W_{tot} \times L_g$), and by (b) gate length $L_g$ only, are plotted as a function of year between 2015 and 2026 (sourced from ITRS 2013 data in Table RFAMS1 CMOS technology requirements [1-21]).

As a consequence, important concerns about LFN characteristics in ultra-scaled NW MOSFETs should be discussed in detail as follows;

(i) CNF+CMF model parameters as a function of channel size down to NW
(ii) NW FETs with advanced Hf-based high-$\kappa$/metal gate stack
(iii) Difference of crystallographic orientations between channel top and etched side-wall surfaces
(iv) Large channel surface/volume ratio (volume inversion effect?) of NW
(v) Strained NW technology;

$NMOS$ - tensile strain $\quad PMOS$ - compressive strain

(vi) ITRS requirements for future CMOS logic circuits comprised of MG FETs

Accordingly, the purpose of this work is experimental and comprehensive investigation of electrical characteristics in the gate oxide/channel interface by LFN and carrier
transport measurements in ultra-scaled NW MOSFETs with Hf-based high-κ/metal gate stack, in order to evaluate the significant concerns of (i)-(vi).

Our silicon nanowire (NW) MOSFETs were fabricated from advanced fully-depleted SOI (FD-SOI) substrate, and with Hf-based high-κ/metal gate stack (HfSiON/TiN) in order to suppress detrimental SCE and gate leakage. In addition, strain introduction technologies to the channel were additively processed to efficiently improve the MOSFET's performance. Tensile strained-SOI substrate was used for NMOS FETs, whereas compressive stressors were used for PMOS devices. Compressively strained Si channel can be processed by raised SiGe S/D and contact-etch-stop-layer (CESL) formations. In addition, strained SiGe-on-insulator channel was also fabricated for further high-performance PMOS FETs. These fabrication technologies and processes are described in detail in chapter 2. Then, measurement methodologies are explained in chapter 3.

The gate oxide/channel interface characteristics in the various NW MOSFETs are examined on carrier transport characterizations as the channel properties in chapter 4, and on LFN characterizations for the interface properties in chapter 5. In chapter 4, DC gate voltage dependent drain current (I_d-V_g), temperature dependent effective mobility (µ_eff), and extracted low-field mobility (µ_0) characteristics are investigated. In chapter 5, drain current noise S_{Id/Id^2} behavior, parameter evaluations based on advanced 1/f noise model (involving flat-band voltage noise S_{Vfb}, Coulomb scattering parameter α_{sc}µ_eff, and oxide trap density N_t), and drain bias dependency of noise (S_{Id/Id^2} and S_{Vg-Vd}) behavior compared with the ITRS requirements are characterized.

Finally, this study of electrical characterizations for the oxide/channel interface in NW MOSFETs is concluded in chapter 6. The perspectives of LFN investigation on future device nodes are also described.
Chapter 1. Introduction

- MOSFET downscaling
- Key concepts for advanced MOSFETs: SOI, multi-gate, high-\( \kappa \)/metal gate, stressors
- Low-frequency noise
- Purposes and scopes of this thesis

Chapter 2. Nanowire MOSFETs fabrication

- \( \Omega \)-gate NW with HfSiON/TiN gate stack
- Tensile strained SOI for PMOS
- Compressive strained SGOI, SiGe-S/D, and CESL for PMOS

Chapter 3. Measurement methods

Chapter 4. Carrier transport characterizations

- \( I_d-V_g \) characteristics: \( V_t, DIBL, SS, I_{ON} \)
- Effective mobility: \( \mu_{\text{eff}(T)}-W_{top} \)
- Low-field mobility: \( \mu_0-L_g \)

Chapter 5. Low-frequency noise characterizations

- \( 1/f S_{ld}/l_d^2 \) characteristics
- CNF+CMF model parameter: \( S_{Vfb}, \alpha_{sc}\mu_{\text{eff}} \)
- Oxide trap density \( N_t \)
- \( V_d \) dependence and ITRS requirements

Chapter 6. Summary and Conclusions

Fig. 1-40. Outline diagram in this work on electrical characteristics of the gate oxide/channel interface in ultra-scaled NW MOSFETs.
1.5 References


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


**Chapter 1. Introduction**


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


76
Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 1. Introduction


Chapter 2

Nanowire MOSFETs fabrication

2.1 Process step overview 83

2.2 Key device parameters 84
   2.2.1 Architectural splits 84
   2.2.2 High-κ/metal gate stack 85
   2.2.3 Additional H₂ anneal 85
   2.2.4 Tensile strained-SOI (sSOI) devices for NMOS 87
   2.2.5 Compressively strained SiGe-on-insulator (SGOI) for PMOS 91
   2.2.6 Additional strain sources: SiGe S/D and CESL 93

2.3 Descriptions of all the device parameters 94

2.4 References 97
Chapter 2. Nanowire MOSFETs fabrication

2.1 Process step overview

Our NW FETs were fabricated starting from 300nm (001) SOI or sSOI wafers with \( \approx 10-15\)nm Si layer and 145nm BOX, and following the process steps given in Fig.2-1. FD-SOI-based device fabrication results in an undoped i.e. high purity channel. For PMOS enhancement, a process to form compressively strained SGOI was performed in some SOI wafers. It should be noticed that following device fabrication processes can introduce slight stress/strain to the channel. In our devices, additional preparation (sSOI for NMOS) and processes (SGOI, SiGe-S/D, compressive CESL for PMOS) were performed to introduce large tensile/compressive strain in plane to the channel.

The devices have been patterned by using the top-down approach, consisting of mesa isolation and hybrid DUV/e-beam lithography followed by a resist trimming process [2-1~2-6]. It was carried out in order to achieve NW structures as narrow as 10nm (top-view width). A Hf-based high-\( \kappa \)/metal gate stack (HfSiON/TiN) was then processed. After the gate patterning, first nitrided spacer (SiN) was formed, and then raised S/D were realized by epitaxial Si (or SiGe for PMOS improvement), in order to get low parasitic resistance. Next, S/D implantation with phosphorus for NMOS and with boron for PMOS, respectively, was performed in twice. By the first lightly doped drain (LDD) and second highly doped drain (HDD) implantation processes, SCE and hot-carrier generation are effectively reduced. Compressive CESL was deposited to enhance the performance in some PMOS devices. After dopants activation and silicidation of S/D regions, the fabrication ended with a standard back-end of line (BEOL) process.
Chapter 2. Nanowire MOSFETs fabrication

2.2 Key device parameters

2.2.1 Architectural splits

Fig. 2-1. Process integration schematic of our MOSFETs.

FET structures with gate length \( L_g \) were processed from 10µm down to 17nm. Varied top-view width \( W_{\text{top}} \) of the channel were fabricated from 10µm (the widest FET) down to \( \approx 10 \text{nm} \) (NW FET). We expedientially defined our devices with narrower \( W_{\text{top}} \) than \( \approx 30 \text{nm} \) as \( \Omega \)-gate and tri-gate NWs in this work. The thickness of Si, strained-Si, and SiGe layers under the gate oxide is equivalent to the NW height \( H_{\text{NW}} \), which is also equal to all the device heights in each technology configuration.

For the convenient investigations, the total effective width \( W_{\text{tot}} \) is readily given by:

\[
W_{\text{tot}} = N_{\text{ch}} \left( W_{\text{top}} + 2H_{\text{NW}} \right)
\]

(2-1)

where \( N_{\text{ch}} \) is number of parallel channel fingers (1 or 50 in this work). The conduction in [110]-oriented NW takes place in (001) top surface and (-110) left- and right-side.
Chapter 2. Nanowire MOSFETs fabrication

surfaces (side-walls), respectively. On the other hand, in [100]-oriented NWs fabricated by 45°-rotated process, both top and side-walls have the same conduction as (100) surface. Also, it should be noticed that small bottom surfaces of \( \Omega \)-gate structure may contribute to the MOSFET performance.

2.2.2 High-\( \kappa \)/metal gate stack

All the devices have a high-\( \kappa \)/metal gate (HfSiON/TiN) stack consisting of \( \approx \)2.5nm HfSiON deposited by chemical vapor deposition (CVD), and 5nm TiN deposited by atomic layer deposition (ALD) with capped 50nm poly-Si. Note that a \( \approx \)0.8nm SiO\(_2\) interfacial layer (IL) between the body and HfSiON was formed. This leads to EOT\( \approx \)1.2-1.3nm calculated by Eqs. (1-18), (1-25), and (1-26). The EOT value is maintained from conventional 2D FETs down to 50-channel NW FETs for both N- and PMOS cases (cf. Section 3.2, “\( C_{g\varepsilon}\)-\( V_g \) measurement”).

2.2.3 Additional H\(_2\) anneal

Additional hydrogen anneal has been performed to obtain a circular-like cross-sectional shape of the NW channel. By applying this process, \( \Omega \)-gate and GAA architectures with rounded corner (semi-circular shape) have been fabricated [2-7~2-10]. The H\(_2\) annealing was processed before the gate stack formation. In previous reports by Tachi et al. in 2009 and 2010 [2-8,2-9], circular GAA Si NWs were formed as shown in Fig. 2-2. As a consequence, the effective mobility of electron at high inversion charge density is improved, whereas the mobility at low inversion region is degraded, in comparison with the rectangular NWs. This means that their surface roughness is reduced by the H\(_2\) annealing process, and the interface trap density is increased in the rounded NWs.
Fig. 2-2. Cross-sectional TEM micrographs of 3D-stacked SNWTs with high-κ/metal gate stacks; (a) 3D-stacked SNWTs, (b) enlarged image of a rectangular nanowire, (c) circular nanowire by H₂ annealing. Impact of H₂ annealing; the high field mobility is increased by H₂ anneals, whereas the low field mobility is degraded. Rectangular and circular NWs are W_{NW}/H_{NW}=15nm/20nm and 20nm in diameter ((b) and (c)) [2-8].
Fig. 2-3. Effective electron mobility as a function of inversion charge density for 1-level-SNWTs with and without H$_2$ annealing for different temperatures [2-9].

2.2.4 Tensile strained-SOI (sSOI) devices for NMOS

To introduce large tensile strain in the Si channel, a method using Si$_{1-x}$Ge$_x$ strained-relaxed buffer (SRB) layer has been widely applied in [2-11~2-20]. A schematic of strained Si/SiGe SRB/Si substrate or BOX is illustrated in Fig.2-4a [2-21]. Crystalline Si and crystalline Ge have the same lattice structure (diamond structure), but the size of Ge atoms is larger and the lattice constant is 4.2% greater (5.66Å) than crystalline Si (5.43Å). SiGe alloys thus have a lattice constant between those of Si and Ge, and the value can be tuned selectively by adjusting the ratio of Ge content. When a thin Si layer is epitaxially grown on a relaxed SiGe layer, the Si atoms attempt to perfectly align with the SiGe lattice without crystalline defects (Fig.2-5 [2-12]). The lattice constant difference between Si and Ge is too large, and Si epitaxy on Ge is imperfect in practice. As a consequence of parallel stretch of the thin Si layer, tensile strained-Si (sSi) layer can be fabricated on the SiGe virtual substrate. Today, tensile strained SOI (sSOI) without the SiGe SRB layer is being explored in order to achieve the combination of enhanced performances by FD-SOI and tensile sSi [2-22~2-25]. It is also known as another name, strained Si directly on insulator (SSDOI).
Fig. 2-4. Schematic representation of the different strain-engineering approaches: (a) global strain, using a tensile strained (sSi) (x<0.5) or compressively strained-Ge (sGe) (x>0.5) fabricated on a silicon or SOI substrate. The sSi or sGe layer may be directly on the BOX; (b) local tensile or compressive stress induced by a SiN cap layer in the Si, Ge or Si$_{1-x}$Ge$_x$ channel; (c) local tensile or compressive strain induced by embedded Si$_{1-y}$C$_y$ or Si$_{1-x}$Ge$_x$ source/drain regions [2-21].
Fig. 2-5. The lattice arrangement of strained Si layer on the virtual Si$_{1-x}$Ge$_x$ substrate structures with increasing the Ge concentration in steps or linearly [2-12].

Our sSOI substrate is based on a standard Smart Cut™ technology (cf. Fig.1-13). This can thus be realized with transfer of a strained Si film grown on donor wafer onto handle wafer, and can maintain the strain integrity. Figure 2-6 shows the process flow of sSOI wafer fabrication [2-25]. Oxidation of handle wafer is adjusted as targeted BOX layer thickness. On the other hand, sSi layer is successively created by using SiGe SRB and sSi epitaxy steps in donor wafer. Ge content and relaxation rate of the SiGe allows to tune the stress value in the sSi wafer. The steps, ion implantation, cleaning, bonding, and splitting, are all based on Smart Cut™ technology (cf. Section 1.2.2.1, “FD-SOI devices”). The sSOI fabrication process is finished with removal of the SiGe layer by selective etching.
In sSOI substrate used in this work, a biaxial tensile stress $\sigma_{\text{stress}} \approx 1.4 \text{GPa}$ has been initially introduced, corresponding to a virtual substrate with 20% Ge. NWs processed on the sSOI wafer have finally a uniaxial tensile strain along the channel direction due to lateral strain relaxation [2-2,2-4,2-5], as illustrated in Fig.2-7.

Fig. 2-6. Process schematics of sSOI substrate preparation [2-25].
2.2.5 Compressively strained SiGe-on-insulator (SGOI) for PMOS

Compressively strained SiGe layer sitting directly on BOX, i.e. SiGe-on-insulator (SGOI) [2-26~2-33], has been fabricated by Ge condensation technique [2-34,2-35]. The technique enables to achieve thin and fully strained SGOI substrate with low defect rate. Fabrication process of the compressively-strained SGOI starts from Si$_{1-x}$Ge$_x$ film epitaxy by CVD on blanket SOI wafer with 145nm BOX. Then, the SiGe layer is capped by 2nm Si. Next, a dry oxidation is carried out to diffuse Ge atoms towards the bottom of Si film in SOI wafer and consume the Si atoms. As a consequence, the total semiconductor thickness (Si+SiGe layers) decreases while the average Ge content increases when the oxidation duration is prolonged. The oxidation is finally stopped to obtain the enriched unitary Si$_{1-x}$Ge$_x$ layer with initial thickness and Ge concentration x or thinner film with more condensed Ge ratio (Fig.2-8). Our Si$_{1-x}$Ge$_x$OI substrates have been fabricated with Ge content of 20% (x=0.2). Cross-sectional TEM image of the final SiO$_2$/SiGe/BOX structure shown in Fig.2-9 exhibits a good crystalline lattice quality [2-33]. The initial biaxial stress in Si$_{0.8}$Ge$_{0.2}$OI sample corresponds to $\sigma_{\text{stress}} \approx -1.2$GPa and is laterally relaxed to a uniaxial compressive stress in NW structures.
Chapter 2. Nanowire MOSFETs fabrication

Fig. 2-8. Schematic of SGOI substrate preparation by Ge condensation technique. The initial pre-structure with SiGe on SOI finally becomes enriched and compressive strained SGOI by dry oxidation.

Fig. 2-9. Cross-sectional TEM picture of final SiO$_2$/SiGe/BOX structure after Ge condensation process [2-33].

It should be noticed that compressive strain in SiGe layer is the key feature providing large enhancement of hole mobility. In previous research by Tachi et al. in 2009, un-strained SiGe GAA NWs show much smaller hole mobility than the compressively strained counterparts, as shown in Fig.2-10 [2-8].
Chapter 2. Nanowire MOSFETs fabrication

2.2.6 Additional strain sources: SiGe source/drain and CESL

For some PMOS devices, a longitudinal uniaxial compressive strain by raised SiGe S/D and CESL formations was additionally introduced to the Si channel. Figure 2-4b and c sketches the use of CESL or embedded SiGe S/D resulting in a uniaxial strain in the channel [2-21].

The CESL consisting of SiNx is deposited after the S/D formation and silicidation processes. The tensile and compressive CESL deposition is processed on NMOS and PMOS FETs, respectively, to effectively enhance the performance in short channel devices [2-36,2-37], even for MG FETs [2-38~2-40].

The use of Si1-xGe x S/D was firstly proposed for higher boron activation, the abrupt junction profile, and reduced external resistance [2-41]. Meanwhile SiGe S/D provides PMOS performance enhancement owing to significant uniaxial compression in the Si channel [2-42~2-46]. The SiGe S/D in our devices was formed by boron doped Si1-xGe x epitaxy resulting in Si0.7Ge0.3 with boron dopant. Figure 2-11 shows a TEM picture of the Si0.8Ge0.2 channel and raised Si0.7Ge0.3 S/D with perfect interface in Ω-gate NW FET [2-33].
Fig. 2-11. Cross-sectional TEM image of a perfect interface between Si$_{0.8}$Ge$_{0.2}$ channel and raised Si$_{0.7}$Ge$_{0.3}$ S/D with doped B in Ω-gate NW FET [2-33].

2.3 Descriptions of all the device parameters

MOSFETs with various structural and technological parameters were fabricated based on FD-SOI technology. Schematic and cross-sectional TEM image of [110]- and [100]-oriented NW MOSFETs are shown in Fig.2-12. Device characterizations were performed on basic carrier transport properties ($I_d$-$V_g$, effective mobility, low-field mobility) (cf. Chapter 3) and low-frequency noise measurements (cf. Chapter 4).
Chapter 2. Nanowire MOSFETs fabrication

✓ [110]-oriented $\Omega$-gate nanowire

![Schematic and cross-sectional TEM image of $\Omega$-gate NW MOSFETs.]

The different splits are summarized in Table 2-1 with architectural parameters, $H_{NW}$ and $W_{top}$.

On the other hand, 6-types of PMOS FETs have been investigated: reference SOI, SOI with additional H$_2$ anneal process (SOI-H$_2$A), SOI with raised Si$_{0.7}$Ge$_{0.3}$-S/D (SG-S/D), SOI with SiGe-S/D and additional compressive CESL (cSG-S/D), compressively strained Si$_{0.8}$Ge$_{0.2}$O$_1$ (SGOI), and SGOI with compressive CESL (cSGOI). All PMOS FETs have been processed with [110]-oriented channel. Each of the devices was briefly named (noted in brackets), and these are summarized in Table 2-2.

Other multiple-channel tri-gate and $\Omega$-gate NWs, fabricated with a previous process mask, were also used for the purpose of our effective mobility study (cf. Section 4.2).
Table 2-1. Summary of all our technological and architectural parameters for NMOS.

<table>
<thead>
<tr>
<th>Ω-gate NW NMOS FETs</th>
<th>Undoped channel</th>
<th>H₂ anneal</th>
<th>NW height H_NW</th>
<th>Narrowest NW top width W_top</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOI</td>
<td>Si [110]</td>
<td>No</td>
<td>11nm</td>
<td>13nm</td>
</tr>
<tr>
<td>SOI with H₂ anneal</td>
<td>Si [110]</td>
<td>Yes</td>
<td>10nm</td>
<td>11nm</td>
</tr>
<tr>
<td>[100]-oriented SOI</td>
<td>Si [100]</td>
<td>No</td>
<td>10nm</td>
<td>10nm</td>
</tr>
<tr>
<td>Strained-SOI (sSOI)</td>
<td>sSi [110]</td>
<td>No</td>
<td>11nm</td>
<td>11nm</td>
</tr>
</tbody>
</table>

Table 2-2. Summary of all our technological and architectural parameters for PMOS.

<table>
<thead>
<tr>
<th>[110]-oriented Ω-gate NW PMOS FETs</th>
<th>Undoped channel</th>
<th>Raised S/D with B dope</th>
<th>C-CESL</th>
<th>H₂ anneal</th>
<th>NW height H_NW</th>
<th>Narrowest NW top width W_top</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOI-H₂A</td>
<td>Si Si</td>
<td>No Yes</td>
<td></td>
<td>No</td>
<td>13.5nm</td>
<td>17nm</td>
</tr>
<tr>
<td>SG-S/D</td>
<td>Si Si₀.₇Ge₀.₃</td>
<td>No No</td>
<td></td>
<td>No</td>
<td>9.5nm</td>
<td>14nm</td>
</tr>
<tr>
<td>cSG-S/D</td>
<td>Si Si₀.₇Ge₀.₃</td>
<td>Yes No</td>
<td></td>
<td>No</td>
<td>13.5nm</td>
<td>17nm</td>
</tr>
<tr>
<td>SGOI</td>
<td>Si₀.₈Ge₀.₂ Si₀.₇Ge₀.₃</td>
<td>No No</td>
<td></td>
<td>No</td>
<td>11.5nm</td>
<td>13nm</td>
</tr>
<tr>
<td>cSGOI</td>
<td>Si₀.₈Ge₀.₂ Si₀.₇Ge₀.₃</td>
<td>Yes No</td>
<td></td>
<td>No</td>
<td>11.5nm</td>
<td>13nm</td>
</tr>
</tbody>
</table>
Chapter 2. Nanowire MOSFETs fabrication

2.4 References


Chapter 2. Nanowire MOSFETs fabrication


Chapter 2. Nanowire MOSFETs fabrication


Chapter 2. Nanowire MOSFETs fabrication


Chapter 2. Nanowire MOSFETs fabrication


Chapter 2. Nanowire MOSFETs fabrication


Chapter 3

Measurement methods

3.1 $I_d-V_g$ measurement \hspace{1cm} 104

3.2 $C_{ge}-V_g$ measurement \hspace{1cm} 105

3.3 Mobility extraction \hspace{1cm} 106
   3.3.1 Effective mobility \hspace{1cm} 106
   3.3.2 Low-field mobility \hspace{1cm} 106

3.4 Low-frequency noise measurement \hspace{1cm} 109

3.5 References \hspace{1cm} 111
3.1 Id-Vg measurement

Gate voltage Vg dependent drain current Id characteristics (Id-Vg) were measured by a parameter analyzer Agilent B1500A for all the technological and architectural device parameters. This is the most common measurement to characterize FET performance [3-1,3-2]. DC Vg is applied from negative to positive bias conditions for NMOS (contrary, positive to negative for PMOS) to evaluate the off-state and on-state properties by monitoring the drain current Id. Figure 3-1 shows one of the results for the narrowest single-channel NW N- and PMOS FETs with Lg≈110nm in linear (|Vd|=40mV) and saturation (|Vd|=0.9V) regimes of Vd bias conditions.
Chapter 3. Measurement methods

3.2 $C_{gc}$-$V_g$ measurement

Gate voltage $V_g$ dependent gate-to-channel capacitance $C_{gc}$ characteristics ($C_{gc}$-$V_g$) were measured by a precision LCR (inductance-capacitance-resistance) meter Agilent E4980A. A small AC signal is superimposed to the DC voltage $V_g$, consequently the capacitance, which is the charge change $\Delta Q$ responding to the AC voltage, is measured from AC current signal through S/D. The measurement results in the widest FET and the narrowest 50-channel NW with long $L_g=10 \mu m$ is shown in Fig.3-2. The normalized curves by channel area ($W_{tot} \times L_g$) are identical between the widest FET and NW. This means that the equivalent oxide thickness (EOT) and gate oxide capacitance $C_{ox}$, defined here as a saturated $C_{gc}$ value at strong inversion region, are sustained from the widest FETs down to the narrowest NW FETs. Here $C_{ox}$ is constantly acquired as $C_{ox} \approx 2 \times 10^{-6} F/cm^2$ for both N- and PMOS devices.

Fig. 3-2. $C_{gc}$-$V_g$ characteristics of the widest FET and narrowest multiple 50-channel NW with $L_g=10 \mu m$ in both SOI N- and PMOS devices. Sustained EOT value of 1.25nm for both wide and NW FETs was extracted by fitting between (lines) measured $C_{gc}$ data and (circles) the simulated curve.
3.3 Mobility extraction

3.3.1 Effective mobility

Carrier mobility in MOSFET operation is a very important parameter, involved in the \( I_d \) definitions (cf. Eqs. (2-2) and (2-4)). Several techniques are available for the mobility extraction [3-3,3-4]. One of the techniques, split C-V technique proposed by J. Koomen [3-5] has been widely applied [3-6~3-8]. The technique needs enough large device channel area to allow accurate \( C_{gc} - V_g \) measurement. The split C-V extracts the carrier effective mobility \( \mu_{eff} \) as a function of the effective field \( E_{eff} \) or the inversion carrier density \( N_{inv} \). The \( \mu_{eff} \) in linear region is obtained as:

\[
\mu_{eff} = \frac{L}{W} \cdot \frac{I_d}{Q_{inv} V_d} \quad (3-1)
\]

where \( Q_{inv} \) is the inversion charge density. The \( Q_{inv} \) at a given \( V_g \) is obtained by integrating the \( C_{gc} \) to the given \( V_g \), and the relationship is written as:

\[
Q_{inv} = \int_{-\infty}^{V_g} C_{gc} dV \quad (3-2)
\]

For bulk FET case, the depletion charge density \( Q_{dep} \) is also necessary, and evaluated from the gate-to-body capacitance \( C_{gb} \) measurement. The \( Q_{dep} \) is similarly extracted as \( Q_{inv} \) by integrating from flat-band voltage \( V_{fb} \) to given \( V_g \), and the equation is shown as:

\[
Q_{dep} = \int_{V_{fb}}^{V_g} C_{gb} dV \quad (3-3)
\]

For SOI substrates, the \( C_{gb} \) measurement cannot be carried out because of the BOX. However, the \( Q_{dep} \) is negligible compared with the \( Q_{inv} \) in FD-SOI FETs with undoped ultra-thin channel and thick BOX. Therefore, the \( E_{eff} \) in our SOI FETs is expressed as:

\[
E_{eff} = \frac{\eta Q_{inv} + Q_{dep}}{\varepsilon_S} \approx \frac{\eta}{\varepsilon_S} Q_{inv} \quad (3-4)
\]

where \( \eta \) is an empirical parameter corresponding to 1/2 for electrons and to 1/3 for holes. The carrier density \( N_{inv} \) is simply calculated as:

\[
N_{inv} = \frac{Q_{inv}}{q} = \frac{1}{q} \int_{-\infty}^{V_g} C_{gc} dV \quad (3-5)
\]
Chapter 3. Measurement methods

The carrier density in the channel under strong inversion condition \( N_{inv} \) is often approximated by:

\[
N_{inv} = \frac{Q_{inv}}{q} \approx \frac{C_{ox}}{q} \left( V_g - V_t - m V_{ch} \right)
\]

where \( V_{ch} \) is the potential along the channel. In general, the equation can be further simplified as:

\[
N_{inv} \approx \frac{C_{ox}}{q} \left( V_g - V_t \right) = \frac{C_{ox} V_{gs}}{q}
\]

A well known schematic showing the three dominant scattering mechanisms which limit carrier mobility of MOSFET is shown in Fig.3-3. Mobility limited by phonon scattering \( \mu_P \) depends on temperature more keenly than others. Phonon scattering influence disappears at low temperature, and below 77K, the mobility is only limited by Coulomb scattering at low \( N_{inv} \) regime (\( \mu_C \)) and surface roughness scattering at higher \( N_{inv} \) region (\( \mu_{SR} \)) [3-9,3-10]. Figure 3-3 shows the mobility extracted on 10\( \mu \)m-wide FET as an illustration of the three scattering mechanisms.

![Schematic showing the three dominant scattering mechanisms](image)

Fig. 3-3. Schematic exhibiting the three dominant scattering mechanisms which limit carrier mobility of MOSFET, and the temperature dependent mobility behavior from 300K down to 20K on 10\( \mu \)m-wide NMOS FET.
3.3.2 Low-field mobility

Extraction and evaluation of the low-field mobility $\mu_0$ based on Y-function method [3-4,3-11~3-13] is very effective for ultra-scaled FETs, as effective mobility $\mu_{\text{eff}}$ investigation needs enough large size of the channel area. The $\mu_0$ is extracted as the mobility at low electric field region, in other words, low inversion carrier density region ($N_{\text{inv}} \approx 0$), without consideration of Coulomb scattering influence. With this assumption, the relationship between low-field mobility $\mu_0$ and effective mobility $\mu_{\text{eff}}$ is expressed as:

$$
\mu_{\text{eff}} = \frac{\mu_0}{1 + \theta_1(V_g - V_t) + \theta_2(V_g - V_t)^2} = \frac{\mu_0}{1 + \theta_1 V_{gt} + \theta_2 V_{gt}^2}
$$

(3-8a)

with $\theta_1 = \theta_{1,0} + R_{SD} \beta_0$ (3-8b)

where $\theta_1 (\theta_{1,0})$ and $\theta_2$, are the first and second order mobility attenuation factors, respectively, $R_{SD}$ is the series resistance of source and drain contacts, and $\beta_0$ is the transistor gain. The attenuation factors express mobility degradation at strong inversion region, and $\theta_1$ includes mainly phonon scattering impacts, while $\theta_2$ correspond roughly to surface roughness scattering influence. However, Eq. (3-8a) gives only an empirical expression of $\mu_{\text{eff}}$, so that $\theta_1$ and $\theta_2$ have no physical meaning [3-13]. In linear region ($V_d << V_{d,\text{sat}}$), $\mu_0$ can be deduced from the transistor gain $\beta_0$ as:

$$
\mu_0 = \mu_{\text{eff}} (N_{\text{inv}} \approx 0) = \frac{\beta_0 L}{C_{ox} W}
$$

(3-9)

The parameter $\beta_0$ is extracted from the slope of the Y-function vs. $V_{gt}$ curve, and the Y-function is given by:

$$
Y = \frac{I_d}{g_m} = V_{gt} \sqrt{\frac{\beta_0 V_{d, \text{lin}}}{1 - \theta_2 V_{gt}^2}}
$$

(3-10)

where $g_m$ is the transconductance and is defined as $dI_d/dV_g$. This equation can be simplified for $\theta_2 V_{gt}^2 << 1$ as:

$$
Y = \frac{I_d}{g_m} \approx V_{gt} \sqrt{\beta_0 V_{d, \text{lin}}}
$$

(3-11)

The method allows to extract $V_t$, $\theta_1$, $\theta_2$, and $\beta_0$ after several fitting procedures.
Chapter 3. Measurement methods

Figure 3-4 shows illustration of the relationships among experimental $\mu_{\text{eff}}$, and computed $\mu_0$ and $\mu_Y$ in the widest FET and narrowest 50-channel NWs with $L_g=10\mu$m. The $\mu_{\text{eff}}$-$N_{\text{inv}}$ curves can be completely reconstructed by the Y-function method using Eq. (3-8a) by adding Coulomb scattering limitation in small $N_{\text{inv}}$ range. Note that $\mu_0$ extracted by this method is free from $R_{\text{SD}}$ effect, which limits the $I_d$ especially for short channel device.

![Graph of $\mu_{\text{eff}}$ vs. $N_{\text{inv}}$ for NMOS and PMOS cases](image)

3.4 Low-frequency noise measurement

LFN measurements were performed at room temperature under a probe level using a semi-automatic noise measurement system by Synergie Concept [3-14]. The system is well configured for delicate measurements. The system is called Programmable Point Probe Noise Measuring System (3PNMS), and was operated by control software.
Chapter 3. Measurement methods

NOISYS (version 4.1) with programmable biasing amplifier (PBA2). Figure 3-5 shows a schematic of the LFN measurement system with device under test (DUT) and PBA2. The PBA2 is composed of batteries without AC signals and low-noise amplifiers. Input $V_d$, $V_g$, and the measuring steps are finely programmable, and DC and AC components of output $I_d$ are monitored.

![Schematic of the LFN measurement system 3PNMS with PBA2 and DUT.](image)

The noise signal is computed by converting the output AC component ($\Delta I_d$) in time domain into the PSD in frequency domain with fast Fourier transform (FFT). For the accurate measurement of noise characteristic in MOSFETs, the system was shielded by a metal box enclosure and isolated from extrinsic noise sources. In addition, each component of the system was appropriately grounded to prevent an unexpected electric shock from affecting the measurement. The system noise floor of 3PNMS was measured around $\sim2 \times 10^{-27}$ A$^2$/Hz. It accomplishes the recommended noise floor level below $10^{-26}$ A$^2$/Hz.

In this work, the PSD of drain current noise $S_{Id}$ was acquired at 400 sample points of frequency, and with 32 times averaging. The $V_g$ was varied from subthreshold region (actually with the current lower limit of $|I_d|>10^{-9}$A) up to strong inversion region ($|V_g|>1.0$V). The $V_d$ bias were varied from linear region ($|V_d|=40$mV) up to saturation region ($|V_d|=0.9$V).
Chapter 3. Measurement methods

3.5 References


Chapter 3. Measurement methods

Chapter 4

Carrier transport characterizations

4.1 $I_D-V_g$ characteristics 114
    4.1.1 Threshold voltage 116
    4.1.2 Drain induced barrier lowering 119
    4.1.3 Subthreshold swing 122
    4.1.4 Challenge of $I_{ON}$ enhancement 124

4.2 Temperature dependent Effective mobility 128
    4.2.1 Extraction of contributions of side-wall and top surfaces 130
    4.2.2 Tri-gate vs. omega-gate 132
    4.2.3 Impact of tensile strain 134

4.3 Low-field mobility 140
    4.3.1 Dependence property on gate length 140
    4.3.2 Mobility degradation factor 145
    4.3.3 Evaluation of source/drain series resistance 146

4.4 References 147
4.1 $I_d-V_g$ characteristics

$I_d-V_g$ characteristics in the narrowest single-channel NW FETs with varied gate length $L_g$ from $1\mu m$ down to $17nm$ are discussed for all the technological parameters. The curves in reference SOI and strained devices (sSOI for NMOS, and SGOI for PMOS) are shown in Fig.4-1 for NMOS NW, and in Fig.4-2 for PMOS NW FETs, respectively. The curves are parallel and vertically shifted as the $L_g$ is shortened in both linear and saturation regions, and also for both unstrained and strained FETs. In the following, we discuss the main electrical parameters for all the narrowest NW devices; threshold voltage $V_t$, drain induced barrier lowering (DIBL), subthreshold swing (SS), and on-state drain current $I_{ON}$. 
Fig. 4-1. $I_d$-$V_g$ characteristics as a function of $L_g$ in the narrowest NWs for (a,b) SOI and (c,d) sSOI NMOS devices with comparison between (a,c) linear ($V_d=40\text{mV}$) and (b,d) saturation ($V_d=0.9\text{V}$) regions.
**Fig. 4-2.** $I_d$-$V_g$ characteristics as a function of $L_g$ in the narrowest NWs for (a,b) SOI and (c,d) SGOI PMOS devices with comparison between (a,c) linear ($V_d$=-40mV) and (b,d) saturation ($V_d$=-0.9V) regions.

### 4.1.1 Threshold voltage

Threshold voltage $V_t$ is extracted by constant-current method, and the arbitrary constant $I_d$ is defined as $(W_{tot}/L_g) \times 10^{-7}$ [4-1,4-2]. The $V_t$ extracted at linear ($|V_d|$=40mV) and saturation ($|V_d|$=0.9V) regions in the widest ($W_{top}$=10µm) and the narrowest NW FETs for reference SOI N- and PMOS devices is shown in **Fig.4-2**. The $V_t$ values are
dependent shift on the $L_g$ by SCE [4-3], thus the absolute values ($|V_d|$) decrease for shorter $L_g$ in both NMOS and PMOS devices [4-4~4-7]. It is noticed that SOI PMOS NWs with shorter $L_g$<50nm exhibit ascending of the $|V_t|$. The decreasing tendency of $|V_t|$ in NWs is much smaller than wide FET cases, and this means that NW devices have better endurance to detrimental SCE.

![Fig. 4-3. Threshold voltage $V_t$ as a function of $L_g$ extracted at linear ($|V_d|$=40mV) and saturation ($|V_d|$=0.9V) regions in the widest and the narrowest NW FETs for SOI (a) NMOS and (b) PMOS devices.](image)

The $V_t$ values for all N- and PMOS NWs are shown in Figs.4-4 and 4-5, respectively. The decreasing tendency of $|V_t|$ is in agreement with all NWs (except shorter range with $L_g$<50nm in PMOS NWs). Moreover, the technological parameters sensitively alter the $L_g$ dependent $V_t$ behavior. For NMOS, [100]-oriented NWs show somewhat higher $V_t$ values, in contrast H$_2$ annealed NWs exhibit lower $V_t$ values than reference SOI devices. The $V_t$ shifts could be attributed to the interface dipole alteration, which may depend on crystallographic surface orientation and cross-sectional shape of the NW body [4-5]. Strain effect also enlarges the $L_g$ dependent $V_t$ shift indicating the lower values than SOI NWs [4-8,4-9], and this result is in good agreement with tensile strain effect which introduces the significant band offset [4-10~4-12]. In PMOS, SOI-H$_2$A NW shows higher $|V_t|$ values and more drastic ascending of the $|V_t|$ behavior especially in shorter
Chapter 4. Carrier transport characterizations

Lg region than reference SOI NW. This could be also ascribed to the surface dipole modulation. Similarly to NMOS, the compressive strain impact is appeared with the lower |$V_d$| values in cSG-S/D [4-9], clearly in both n- and cSGOI devices [4-5~4-7].

(b) $V_d=0.9V$

Fig. 4-4. Threshold voltage $V_t$ as a function of $L_g$ in the narrowest NMOS NWs at (a) linear ($V_d=40mV$) and (b) saturation ($V_d=0.9V$) regions for all the technological parameters.
Fig. 4-5. Threshold voltage $V_t$ as a function of $L_g$ in the narrowest PMOS NWs at (a,c) linear ($V_d=-40$mV) and (b,d) saturation ($V_d=-0.9$V) regions for all the technological splits.

4.1.2 Drain induced barrier lowering

Drain induced barrier lowering (DIBL) causes the threshold voltage $V_t$ decrease as the $V_d$ bias is increased. The DIBL is defined by assigning the extracted $V_t$ values in linear and saturation regimes ($V_{t,\text{lin}}$ and $V_{t,sat}$ in Figs.4-3~4-5) as [4-13]:

Chapter 4. Carrier transport characterizations

\[
DIBL = \frac{V_{t_{sat}} - V_{t_{lin}}}{V_{d_{sat}} - V_{d_{lin}}} = \frac{V_{t_{sat}} - V_{t_{lin}}}{0.86}
\]

The DIBL in the widest and the narrowest NW FETs for reference SOI N- and PMOS devices is evaluated in Fig.4-6. The widest FETs exhibit a drastic increase of the DIBL values as the L_g is shortened below 100nm for both N- and PMOS devices, whereas the DIBL are similar with the values in NWs maintained below 30mV/V for the L_g range over 200nm. On the other hand, NWs sustain the much smaller values in entire L_g range, with a maximum DIBL=75.5mV/V at L_g=23nm for NMOS, and with 143.6mV/V at L_g=17nm for PMOS NWs. It is thus reconfirmed that NW devices have much better electrostatic control than planer devices.

Figures 4-7 and 4-8 summarize the DIBL extracted in all N- and PMOS NW devices, respectively. In both NWs, the L_g dependent DIBL behavior draws roughly the same curves. In NMOS, it is observed that additional H_2 anneal process provides slightly better SCE immunity in whole L_g range [4-13]. For PMOS, cSG-S/D shows the best performance. It is found that electrostatic control against detrimental SCE is more effective in NMOS than PMOS NWs for short channel region. Moreover, the tensile and
compressive strain technologies do not largely influence the DIBL behaviors. The extracted DIBL behaviors are comparable with our recent studies for NW MOSFETs [4-9,4-13,4-14].

Fig. 4-7. Extracted DIBL as a function of $L_g$ in the narrowest NMOS NWs for all the technological parameters.

Fig. 4-8. Extracted DIBL as a function of $L_g$ in the narrowest PMOS NWs for all the technological splits.
Chapter 4. Carrier transport characterizations

4.1.3 Subthreshold swing

Extracted subthreshold swing (SS) in the widest and the narrowest NW FETs for reference SOI N- and PMOS devices is shown in Fig. 4-9. Similarly with DIBL characterization, the SS in widest FETs drastically increase with decreasing of the $L_g$ below 100nm for both N- and PMOS devices, while the almost ideal SS≈60mV/dec is obtained for the $L_g$ range above 200nm. In contrast, SOI NWs maintain the SS close to the ideal value in whole $L_g$ range even for the shortest devices and at high $|V_d|$ condition. The worst SS=69.5mV/dec for NMOS NW with $L_g$=23nm and SS=76.7mV/dec for PMOS NW with $L_g$=17nm are extracted. The SOI NWs thus demonstrate the excellent electrostatic control.

![Fig. 4-9. Subthreshold swing SS as a function of $L_g$ in the widest and the narrowest NW FETs for SOI (a) NMOS and (b) PMOS devices.](image)

The SS observed in all NWs is shown in Figs. 4-10 and 4-11 for N- and PMOS devices, respectively. For NMOS, the SS is close to the ideal value (≈60mV/dec) in longer region of $L_g$>80nm, and the value increases below $L_g$ of 70nm. This reflects SCE impact enlarging the body-effect. H$_2$ anneal processed NWs show the values above the universal value at low $V_d$=40mV, even in the longer $L_g$ range. However, the data dispersion roughly disappears at high $V_d$ condition. Therefore, all NMOS NWs show...
the similar and excellent behavior the SS values sustaining below 69.5mV/V at high 
\( V_d = 0.9V \).

In PMOS devices, the \( L_g \) dependent SS behavior at low \( V_d = -40mV \) is similar to 
NMOS case, but with the higher SS accession. Furthermore, the control is deteriorated 
at high \( V_d = -0.9V \) compared to the low \( V_d \) case, unlike with NMOS devices. The SiGe 
strain technologies introduce degraded SS values of 82-85mV/dec compared to 
reference SOI NW with 76.7mV/dec at the minimum \( L_g = 17-20nm \) at high \( V_d \) regime. 
These conclude that PMOS NWs, especially SiGe processed devices, are more 
influenced by SCE than NMOS NWs. The SS behavior is better in NMOS and is 
comparable in PMOS NW FETs compared to our recent works on NW MOSFETs 
[4-9,4-13,4-14].

![Graphs showing SS as a function of \( L_g \) in the narrowest NMOS NWs at 
(a) low \( V_d = 40mV \) and (b) high \( V_d = 0.9V \) for all the technological parameters.]

Fig. 4-10. Subthreshold swing SS as a function of \( L_g \) in the narrowest NMOS NWs at 
(a) low \( V_d = 40mV \) and (b) high \( V_d = 0.9V \) for all the technological parameters.
Fig. 4-11. Subthreshold swing SS as a function of $L_g$ in the narrowest PMOS NWs at (a,c) low $V_d=-40$mV and (b,d) high $V_d=0.9$V for all the technological splits.

### 4.1.4 Challenge of $I_{ON}$ enhancement

On-state current $I_{ON}$ in saturation region is here defined as $I_d$ measured at $|V_g|=|V_d|=0.9$V. The extracted $I_{ON}$ is shown in Figs.4-12 and 4-13 for N- and PMOS FETs, respectively. The $I_{ON}$ in both N- and PMOS NWs over $L_g>100$nm follows the general $I_d$ behavior in saturation region illustrated as straight lines, and the equation without body-effect coefficient $m$ is shown as (cf. Eq. (1-9)):
Chapter 4. Carrier transport characterizations

\[ I_{d_{sat}} = \mu_{eff} C_{ox} \frac{W_{tot}}{L_g} \frac{V_{gt}^2}{2} \]  \tag{4-2}

In contrast, the \( I_{ON} \) is saturated below \( L_g < 100 \text{nm} \), and the limitation is occurred by carrier velocity limit and is interpreted as:

\[ I_{sat} = C_{ox} W_{tot} V_{gt} v_{lim} \]  \tag{4-3}

where \( v_{lim} \) is the limiting velocity of the carriers during transport. The velocity \( v_{lim} \) is limited by the saturation velocity \( v_{sat} \) in drift-diffusion transport and the injection velocity \( v_{inj} \) in quasi-ballistic transport \([4-15]\).  

For NMOS, [110]-SOI with H\(_2\) anneal and [100]-SOI devices show roughly the same values as reference [110]-SOI NWs, except in over \( L_g > 400 \text{nm} \). Beneficial impact of the tensile strain can be clearly seen with the \( I_{ON} \) gain of +61\% at least in entire \( L_g \) range compared with reference SOI NWs. The \( I_{ON} \) enhancement over 60\% at \( L_g = 22-23 \text{nm} \) is higher than previous sSOI devices \([4-8,4-16]\).  

For PMOS, SOI-H\(_2\)A devices show degraded \( I_{ON} \) with the maximum loss of -69\% in whole \( L_g \) range. This agrees with the prediction for the strange \( V_t \) behavior that channel conduction in SOI-H\(_2\)A NW could be worse than reference SOI device. On the other hand, the compressive strain provides the huge advantage, especially in shorter \( L_g \) region (e.g. at minimum \( L_g \) of 17-18nm with the gain of +137\% for cSG-S/D, and of +323\% for SGOI, respectively). Consequently, it is concluded that the uniaxial strain technologies in ultra-scaled NW N- and PMOS FETs efficiently improve the \( I_{ON} \), especially for PMOS a dramatic enhancement is achieved by SGOI NW architecture.
Fig. 4-12. (a) Extracted $I_{ON}$ and (b) the gain compared with reference SOI as a function of $L_g$ in the narrowest NMOS NWs for all the technological parameters.
Chapter 4. Carrier transport characterizations

Fig. 4-13. (a,b) Extracted $I_{ON}$ and (c,d) the gain compared with reference SOI as a function of $L_g$ in the narrowest PMOS NWs for all the technological splits.

The $I_{ON}$-$I_{OFF}$ performance in the narrowest NWs with $L_g$ between ~110nm and 17nm is reported in Fig.4-14. Off-state current $I_{OFF}$ is extracted at $V_g=0$V and $|V_d|=0.9$V. The $I_{ON}$ enhancement and level shift of $I_{OFF}$ by stressors effect are visible.
4.2 Temperature dependent effective mobility

Effective carrier mobility $\mu_{\text{eff}}$ has been systematically measured as a function of temperature, from room temperature (300K) down to 20 K, in order to investigate the different scattering mechanism involved in carrier transport. Here, the measurements have been performed in 10µm-long tri-gate (TG) and omega-gate (ΩG) NWs with multiple 50-channel fingers, since sufficient channel area is necessary for $\mu_{\text{eff}}$ extraction based on split C-V technique. ΩG NW structure was formed with additional H$_2$ anneal process. Figure 4-15 shows the $\mu_{\text{eff}}$ of electron and hole extracted as a function of inversion carrier density $N_{\text{inv}}$ for SOI TGNW and wide FETs. For NWs, $\mu_{\text{eff}}$ was obtained through $C_{\text{gc}}$ measurement which takes into account inversion carrier density in the whole structure, involving side-walls and top surface.

The electron mobility in NMOS TGNW is degraded as compared to wide FET in the whole range of $N_{\text{inv}}$. In particular, the degradation in NMOS is larger in high $N_{\text{inv}}$ region above $0.4\times10^{13}$cm$^-2$, and is more severe at low temperature. The maximum peak
mobility $\mu_{\text{max}}$ is shifted to lower $N_{\text{inv}}$ for NMOS TGNW (e.g. $\mu_{\text{max}} \approx 650 \text{ cm}^2/\text{Vs}$ at $N_{\text{inv}} \approx 0.2 \times 10^{13} \text{ cm}^{-2}$ and $T=100\text{K}$) compared to wide FET ($\mu_{\text{max}} \approx 800 \text{ cm}^2/\text{Vs}$ at $N_{\text{inv}} \approx 0.6 \times 10^{13} \text{ cm}^{-2}$ and $T=100\text{K}$). The degradation for NMOS in TGNW is in good agreement with the increasing contribution of the (110)-oriented side-walls as the transistor width is reduced down to NW [4-13,4-17]. Indeed, the electron mobility is degraded in (110)/[110] channel [4-18]. The impact of the 3D architecture for NMOS can be clearly evidenced in TGNWs. Figure 4-16 shows comparison of the $\mu_{\text{eff}}$ behavior between $W_{\text{top}}=10\text{nm}$ and $W_{\text{top}}=30\text{nm}$ SOI TGNWs. The peak shift of $\mu_{\text{max}}$ and deep mobility deterioration in the narrowest NW with $W_{\text{top}}=10\text{nm}$ at higher $N_{\text{inv}}$ region are visible. Furthermore, below 100K, $\mu_{\text{max}}$ in the narrowest NW becomes lower than in wider NW.

On the other hand, the hole mobility of TGNW is improved in medium-high $N_{\text{inv}}$ region. Moreover, there is no significant shift of $\mu_{\text{max}}$ for PMOS NWs. As for NMOS, the mobility improvement for PMOS TGNW is in good agreement with the increasing contribution of the (110)-oriented side-walls, as the hole mobility in (110)/[110] channel is higher than the one in (100)/[110] channel.

![Graphs showing mobility behavior](image)

**Fig. 4-15.** Effective mobility $\mu_{\text{eff}}$ extracted as a function of $N_{\text{inv}}$ in SOI TGNW and wide FETs at varying temperatures (from 300K down to 20K) for (a) NMOS and (b) PMOS devices.
Fig. 4-16. Effective mobility $\mu_{\text{eff}}$ extracted as a function of $N_{\text{inv}}$ in SOI TGNW NMOS FETs with $W_{\text{top}}=10\text{nm}$ and $W_{\text{top}}=30\text{nm}$ at varying temperatures (from 300K down to 20K).

### 4.2.1 Extraction of contributions of side-wall and top surfaces

In the following, the contribution of the top and side-wall surfaces on mobility of TGNW $\mu_{\text{TG}}$ is discussed, using the total mobility expressed as [4-14,4-17]:

$$\mu_{\text{TG}} = \frac{W_{\text{top}}}{W_{\text{tot}}} \mu_{\text{top}}^{(100)} + \frac{2H_{\text{NW}}}{W_{\text{tot}}} \mu_{\text{side-wall}}^{(110)}$$  \hspace{1cm} (4-4)

where $\mu_{\text{top}}$ and $\mu_{\text{side-wall}}$ are the mobility corresponding to each surface orientation, which is (100) top surface, and (110) side-walls, respectively. Using this equation and making the reliable assumption that the mobility in (100) top surface $\mu_{\text{top}}$ is simply given by the 10$\mu$m-wide FETs, the mobility contributions of the top and the side-walls can be de-correlated for both N- and PMOS TGNWs. The extracted contributions as a function of $N_{\text{inv}}$ at 300 K are shown in Fig.4-17. The $\mu_{\text{side-wall}}$ of both N- and PMOS is in good agreement with the experimental data of reference Si(110) wide FET, showing that the transport properties of TGNWs in strong inversion regime are mainly governed by the independent inversion surfaces.
Chapter 4. Carrier transport characterizations

Fig. 4-17. Extraction of the (100) top and (110) side-wall mobility contributions at 300K in SOI TGNW FETs as a function of $N_{inv}$ for (a) NMOS with $W_{top}=10$nm and (b) PMOS with $W_{top}=30$nm. The experimental data in Si(110) wide MOSFET $\mu_{Si(110)}$ is also shown as a reference.

The different contributions have also been extracted at 50K, and plotted in Fig.4-18. For NMOS, the contribution of surface roughness scattering in NW is drastically increased due to the enhanced side-wall contribution, and is in good agreement with data reported for (110)/[110] electrons in literature [4-18,4-19]. Furthermore, the $\mu_{max}$ in NW is shifted to lower $N_{inv}$, and could indicate a reduced contribution of Coulomb scattering for the side-walls. For PMOS, the mobility limited by surface roughness scattering $\mu_{SR}$ in side-walls is slightly enhanced, leading to better mobility at high $N_{inv}$ region for NW compared to the wide FET. Similarly to NMOS, (110) side-walls in PMOS also show dramatically reduced Coulomb scattering contribution.
4.2.2 Tri-gate vs. omega-gate

The \( \mu_{\text{eff}} \) of electron and hole is compared for SOI TG and \( \Omega \)G NW FETs with similar width in Fig. 4-19. For PMOS, the mobility in \( \Omega \)G and TG NWs are very similar in the whole range of \( N_{\text{inv}} \) and temperature, with a slightly higher mobility at low \( N_{\text{inv}} \) for \( \Omega \)GNW. On the other hand, differences appear for NMOS at low temperature: the mobility is higher for \( \Omega \)GNW at low \( N_{\text{inv}} \), while it is deteriorated at high \( N_{\text{inv}} \) region. A different surface roughness influence due to circular shape can be distinguished below 50K. However, these results show that the shape of the NWs (rectangular vs. semi-circular) has only a little influence on carrier transport for the dimension as small as 10nm×10nm at room temperature. Impact of the (110) side-wall surface can still be distinguished even in the semi-circular geometry of \( \Omega \)GNW. The difference at low \( N_{\text{inv}} \) could indicate a lower contribution of Coulomb scattering in the case of \( \Omega \)GNWs, due to additional H\( _2 \) anneal process, in contrast with previous study in 3D-stacked GAA NW FETs [4-5,4-20]. The change of Coulomb scattering contribution originating from additional H\( _2 \) anneal is also confirmed even in 10\( \mu \)m-wide FETs in Fig. 4-20.
Chapter 4. Carrier transport characterizations

Fig. 4-19. Effective mobility $\mu_{\text{eff}}$ as a function of $N_{\text{inv}}$ extracted at varying temperatures for SOI TG and $\Omega G$ NW (a) NMOS and (b) PMOS devices.

Fig. 4-20. Effective mobility $\mu_{\text{eff}}$ as a function of $N_{\text{inv}}$ extracted at varying temperatures in SOI wide FET with or without additional $H_2$ anneal process for (a) NMOS and (b) PMOS devices.
Chapter 4. Carrier transport characterizations

4.2.3 Impact of tensile strain

In the following, the impact of an additional tensile strain on transport properties is discussed. The tensile strain is expected to be beneficial for electron transport in NMOS FETs. The significant improvement of electron mobility with tensile strain at various temperatures is confirmed in Fig. 4-21a for TGNWs. The maximum mobility values for sSOI FETs, \( \mu_{\text{max}} \approx 750 \text{cm}^2/\text{Vs} \) at \( N_{\text{inv}} \approx 0.2 \times 10^{13} \text{cm}^{-2} \) and \( T=100\text{K} \) in TGNW and \( \mu_{\text{max}} \approx 950 \text{cm}^2/\text{Vs} \) at \( N_{\text{inv}} \approx 0.7 \times 10^{13} \text{cm}^{-2} \) and \( T=100\text{K} \) in wide FET, are enhanced (Fig. 4-21b). In addition, the \( \mu_{\text{max}} \) peak shift between wide FET and TGNW is similarly observed for sSOI FETs.

![Fig. 4-21. Effective mobility \( \mu_{\text{eff}} \) as a function of \( N_{\text{inv}} \) extracted at varying temperatures, showing (a) comparison between sSOI wide FET and TGNW devices, and (b) comparison between SOI and sSOI TGNW FETs.](image)

Figure 4-22 shows the \( \mu_{\text{eff}} \) extracted at high \( N_{\text{inv}}=1.0-0.8 \times 10^{13} \text{cm}^{-2} \) as a function of channel width \( W_{\text{top}} \) with comparison between SOI and sSOI devices in TG and \( \Omega \text{G} \) FETs. For SOI devices, the behavior is well explained by the contribution of top and side-wall mobility and the surface orientation dependence of the mobility (Table 4-1). The Si(110) side-walls are beneficial to hole transport parallel to [110]-oriented channel, while Si(100) top surface is advantageous to electron transport. For NMOS, the
mobility is therefore degraded as top surface area decreases, i.e. as the $W_{\text{top}}$ decreases. On the other hand, the mobility in PMOS is increased as side-wall contribution enlarges. The hole mobility enhancement and the electron mobility degradation as $W_{\text{top}}$ decreases is similar in TG and $\Omega$G NWs as already noticed.

Fig. 4-22. Effective mobility $\mu_{\text{eff}}$ at high $N_{\text{inv}}$ as a function of $W_{\text{top}}$ for SOI and sSOI (a,b) NMOS and (c,d) PMOS FETs at room temperature (300K) with comparison between (a,c) TG and (b,d) $\Omega$G devices. The mobility was extracted at $N_{\text{inv}}=10^{13}$ cm$^{-2}$ for the both N- and PMOS TG FETs. In $\Omega$G devices, the mobility was extracted at $N_{\text{inv}}=0.9\times10^{13}$ cm$^{-2}$ for NMOS, and $N_{\text{inv}}=0.8\times10^{13}$ cm$^{-2}$ for PMOS FETs, respectively.
Table 4-1. Brief summary of strain effect on carrier transport along [110]-oriented channel for various stress configurations (mainly established from piezoresistive coefficients and results given in Refs. [4-19,4-21–4-28]).

<table>
<thead>
<tr>
<th>Strain (transport // [110])</th>
<th>NMOS (100)</th>
<th>NMOS (110)</th>
<th>PMOS (100)</th>
<th>PMOS (110)</th>
</tr>
</thead>
<tbody>
<tr>
<td>no strain</td>
<td>0</td>
<td>-</td>
<td>0</td>
<td>+</td>
</tr>
<tr>
<td>biaxial tensile</td>
<td>+</td>
<td>-</td>
<td>- / =</td>
<td></td>
</tr>
<tr>
<td>uniaxial tensile // [110]</td>
<td>++</td>
<td>++</td>
<td>--</td>
<td>-</td>
</tr>
</tbody>
</table>

For sSOI devices the effect of tensile strain for different surface orientations and stress conditions (biaxial vs. uniaxial) has to be taken into account to understand our results. As the width decreases, the biaxial stress in wide (100) plane changes to a uniaxial stress along the [110]-oriented channel direction originating from lateral strain relaxation (cf. Fig.2-7). Physical and electrical characterizations have shown that full lateral relaxation occurs in our NWs for $W_{\text{top}}$ below roughly 50 nm [4-8].

Figure 4-22 shows that the addition of a uniaxial tensile strain is very effective in TG NMOS devices. In particular we have obtained electron mobility enhancement in sSi NWs (with up to +55% gain in $\mu_{\text{eff}}$ for $W_{\text{top}}$=10nm) which overcomes the electron mobility loss inherent to unstrained Si NWs with (110) side-walls (Fig.4-22a,b). On the contrary, for PMOS, the hole mobility is degraded by tensile uniaxial stress along the channel, especially for (100) surface (Table 4-1 [4-21]). In (110) side-wall surface the better hole mobility in unstrained case is counterbalanced by the detrimental effect of a uniaxial tensile strain. As a result, as the width $W_{\text{top}}$ is decreased the total hole mobility in sSOI NWs is no more improved as compared to wide transistors, and remains roughly constant with $W_{\text{top}}$ variation (Fig.4-22c,d).

We also noticed that both TG and $\Omega$G NWs exhibit roughly the same mobility improvement/degradation for the similar $W_{\text{top}}$, for NMOS as well as for PMOS. This result suggests that the strain relaxation is the same in both geometries, and that the piezoresistive properties are identical in TG and $\Omega$G NWs despite the more complex inversion surface orientations of $\Omega$GNW.
Chapter 4. Carrier transport characterizations

In order to have a better understanding of the physics behind, and a more quantitative model, one must also account for the confinement effect in NWs [4-29~4-32]. For NMOS NWs, a uniaxial tensile strain favors the proportion of fast electrons, and suppresses intervalley scattering, which enhances the mobility. The strain has also significant effects on the transport mass of \( \Delta_z \) valleys in [110] Si NWs [4-30]. In particular a shear stress breaks the symmetry between transverse mass axes of the \( \Delta_z \) valleys, leading to the decrease of the transport effective mass for tensile strain (\( \varepsilon || > 0 \)). The decrease of effective mass enhances the average velocity of the carriers, reduces intersubband scattering, and therefore increases the mobility. For PMOS, the confinement of Si NWs tends to promote light holes (LH) bands in [110] directions. A compressive strain strengthens the LH character of the highest valence subbands, pushing heavy hole (HH) subbands down. This leads to a large increase of the mobility. On the contrary, tensile strain brings back up HH subbands which degrade the total mobility.

All these results are in qualitative agreement with the piezoresistance (PR) measurements performed on corresponding NWs, giving the longitudinal piezoresistive coefficients \( \pi_L = \frac{-545 \times 10^{-12} \text{Pa}^{-1}}{} \) and \( \pi_L = \frac{+280 \times 10^{-12} \text{Pa}^{-1}}{} \) for NMOS and PMOS TGNWs, respectively [4-33,4-34]. In the PR theory, we have \( \Delta \mu / \mu = -\pi_L \times \sigma_{\text{stress}} \), with \( \sigma_{\text{stress}} \) the applied stress in the longitudinal direction. The sign of \( \pi_L \) denotes an increase or a decrease of mobility with a compressive (\( \sigma_{\text{stress}} < 0 \)) or a tensile (\( \sigma_{\text{stress}} > 0 \)) stress.

Next, the \( \mu_{\text{eff}} \) extracted at a constant high \( N_{\text{inv}} \) (0.7 and 0.8\times10^{13} \text{cm}^{-2} \) for PMOS and NMOS, respectively) has been plotted as a function of temperature, for both SOI and sSOI FETs (Fig.4-23). Below 100 K, the phonon scattering contribution is negligible, and the mobility at high \( N_{\text{inv}} \) saturates, as a consequence of the dominant surface roughness scattering contribution. TG and \( \Omega G \) NWs also exhibit the same mobility behavior in both N- and PMOS case. For NMOS, phonon-limited mobility at high temperature (above 100K) is improved for strained devices. Electron mobility is degraded on the narrowest \( W_{\text{top}} \) in both SOI and sSOI FETs without correlation to the channel shape, in agreement with dominant (110) side-walls for NWs. For PMOS, the mobility improvement of wide FETs and the degradation of NWs in sSOI FETs are observed in the whole temperature range. The hole mobility is degraded by surface
Chapter 4. Carrier transport characterizations

roughness scattering on uniaxial strained NWs in contrast to the improvement in biaxial strained wide FETs.

Fig. 4-23. Effective mobility $\mu_{\text{eff}}$ extracted at high $N_{\text{inv}}$ as a function of temperature in (a,c) SOI and (b,d) sSOI devices for (a,b) NMOS and (c,d) PMOS FETs. The mobility was extracted at $N_{\text{inv}}=0.8\times10^{13}\text{cm}^{-2}$ for NMOS and $N_{\text{inv}}=0.7\times10^{13}\text{cm}^{-2}$ for PMOS devices, respectively.

Finally, Fig.4-24 and Table 4-2 show the values of the power law exponent $\gamma$ of the temperature dependent maximum mobility ($\mu_{\text{max}}\sim T^{-\gamma}$) extracted for all the FETs studied here. Above 77 K, the slope of the temperature dependent mobility is driven by phonon scattering, especially at moderate $N_{\text{inv}}$ (typically around $\mu_{\text{max}}$). For SOI or sSOI, the values do not differ significantly for each structure: wide, TG or $\Omega$G NW FETs. On the other hand, the temperature dependence changes significantly when comparing unstrained (SOI) and strained (sSOI) devices, especially for NMOS. These results are in
good agreement with values of the temperature coefficient which are similar for (100) and (110) planes [4-18]. They also indicate that the temperature dependence of phonon-limited electron mobility and the hole mobility is mainly governed by the strain effect down to NW with $W_{top}$ of 10nm. A decrease of the values of $\gamma$ in sSOI NMOS FETs highlights the reduced intervalley phonon scattering by tensile strain. Furthermore, no significant difference in the temperature dependence of $\mu_{eff}$ can be observed between TG and $\Omega$G NWs, revealing again no significant influence of cross-sectional shape and dimension of the channel.

![Fig. 4-24. Maximum mobility $\mu_{max}$ extracted as a function of temperature in SOI and sSOI (a) NMOS and (b) PMOS TGNW FETs.](image)

<table>
<thead>
<tr>
<th>Values of</th>
<th>NMOS</th>
<th>PMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\gamma$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Tri-gate w/o H$_2$ anneal</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Wide (10(\mu)m)</td>
<td>0.95</td>
<td>1.00</td>
</tr>
<tr>
<td>NW</td>
<td>0.94</td>
<td>0.98</td>
</tr>
<tr>
<td>$\Omega$-gate</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Wide (10(\mu)m)</td>
<td>1.05</td>
<td>1.03</td>
</tr>
<tr>
<td>NW</td>
<td>1.05</td>
<td>1.12</td>
</tr>
</tbody>
</table>

Table 4-2. Extracted power law exponent $\gamma$ in the temperature dependence of maximum mobility $\mu_{max} \sim T^{-\gamma}$. 
4.3 Low-field mobility

4.3.1 Dependence property on gate length

The $\mu_0$ is extracted using the Y-function method as a function of $L_g$ for the narrowest single-channel NW and widest FETs for reference SOI in Fig.4-25. Both N- and PMOS devices exhibit a decreasing trend of $\mu_0$ with $L_g$ below 200nm and this trend is in agreement with previous observations on wide bulk and SOI devices [4-15,4-35~4-37]. This degradation with decreasing $L_g$ is often attributed to the enhanced impurity scattering influence due to closer proximity between S/D regions [4-38]. The degradation is more abrupt in NWs, mainly occurring in the range below 100nm. This may be attributed to emphasized one dopant influence in NW, i.e. the narrow contact between body and S/D regions. For PMOS case, it should be noticed that NW shows lower $\mu_0$ than wide FET in the degraded region. As mentioned above, studies on effective mobility in 10µm-long 50-multiple channel tri-gate NW FET with (100) top surface shows mobility improvement compared to the wide FET owing to (110) side-wall contribution with an advantage for hole transport [4-14,4-17]. These extractions seem to indicate that the length dependent $\mu_0$ deterioration is more significant for NW device, compensating and exceeding the mobility advantage by surface orientation contribution.
Chapter 4. Carrier transport characterizations

Fig. 4-25. Low-field mobility $\mu_0$ as a function of $L_g$ with comparison between the widest FETs and narrowest NWs in reference SOI (a) NMOS and (b) PMOS devices.

Figure 4-26 demonstrates again that sSOI devices provide great advantage to enhance electron transport compared to the others. For the widest FETs, the mobility gain relative to reference SOI devices is decreased as $L_g$ is shortened (Fig.4-26c), while the long devices have a $\mu_0$ gain as high as +110% at a maximum. The advantage is sustained in the narrowest NWs, and the gain is maintained in whole $L_g$ range with a value of $\sim+50\%$ whatever $L_g$ (Fig.4-26d). The difference in the gain behavior between wide FETs and NWs results from the strain configuration: biaxial tensile strain for wide FETs or uniaxial tensile strain for NWs. Additional H$_2$ anneal process degrades the $\mu_0$ in entire $L_g$ range with the detrimental gain (loss) down to $-49\%$ for both widest and narrowest NW FETs. [100]-oriented devices show similar $\mu_0$ level for wide FETs and the narrowest NWs despite a better conduction expected for electrons in the side-walls [4-37].
Chapter 4. Carrier transport characterizations

Fig. 4-26. Low-field mobility $\mu_0$ as a function of $L_g$ with comparison among NMOS technological splits in (a) the widest FET and (b) the narrowest NW devices. (c,d) Summary of $\mu_0$ gain compared with reference SOI case.

Figure 4-27 summaries low-field mobility for PMOS devices. Additional $H_2$ anneal degrades somewhat the hole mobility in wide FETs, and almost maintains the performance for the narrowest NWs except long devices with $L_g=1\mu m$. The 3-types of stressor (SiGe channel, SiGe S/D, and compressive CESL) efficiently improves hole mobility in both wide and NW FETs, especially for NW devices. For wide FETs, all stressors are effective in the devices with shorter $L_g$ than 400nm, and a maximum $\mu_0$
peak is observed at $L_g=400\text{nm}$ for n- and cSG-S/D devices. The $\mu_0$ gain compared to reference SOI case is calculated and plotted in Fig.4-27e. We have obtained a gain as high as $\sim+60-65\%$ for $L_g$ ranging from 32nm to 127nm for cSG-S/D and cSGOI devices.

Strained NWs show a maximum $\mu_0$ around $L_g=100\text{nm}$ as a competition between strain enhanced mobility (which could depend on $L_g$ as for cCESL and SiGe-S/D), and mobility degradation with decreasing $L_g$ due to S/D proximity (as in unstrained NWs). An increasing mobility gain is however observed for decreasing $L_g$ (Fig.4-27f), reaching values as high as $\sim+525-540\%$ for cSG-S/D and SGOI NWs. In particular SGOI NWs exhibit a spectacular $\mu_0$ gain of $+333\%$ for the shortest $L_g$ of 17-18nm. This result suggests the higher efficiency of a uniform high uniaxial compressive strain on hole transport, compared to a uniaxial strain which depends on the position under the gate (cCESL or SiGe S/D).
Fig. 4-27. Low-field mobility $\mu_0$ as a function of $L_g$ with comparison among PMOS technological splits in (a,b) the widest FET and (c,d) the narrowest NW devices. (e,f) Summary of $\mu_0$ gain compared with reference SOI case.
4.3.2 Mobility degradation factor

We use an empirical model to describe the channel length dependent mobility decrease as following [4-15]:

\[
\frac{1}{\mu_0(L_g)} = \frac{1}{\mu_{0_{\text{max}}}} + \frac{\alpha_\mu}{L_g}
\]

(4-5)

Here, two fitting parameters are defined: \(\mu_{0_{\text{max}}}\) is the maximum low-field mobility, which is almost equal to the saturated value in long channel case, and \(\alpha_\mu\) is the mobility degradation factor. The extracted degradation factor \(\alpha_\mu\) shown in Fig.4-28 is a good indicator of the mobility degradation strength in short channel device: the higher \(\alpha_\mu\) means the larger degradation.

For all NMOS devices, higher degradation rates are found for NW FETs. PMOS SOI and SOI-H2A devices show the same trend \((\alpha_{\mu_{NW}} > \alpha_{\mu_{\text{wide}}})\), however the values are largely higher than NMOS cases. For other PMOS FETs with stressors, the degradation rates in NWs are roughly comparable or slightly lower than wide FETs. It is thus summarized that the attenuation tendency in reference SOI PMOS is much more serious compared to NMOS case. But, the issue is relieved by using the compressive strain technologies.

![Fig. 4-28. Mobility degradation factor \(\alpha_\mu\) in the widest FETs and narrowest NWs for all the technological parameters.](image-url)
4.3.3 Evaluation of source/drain series resistance

Normalized source/drain series resistance by the total effective channel width \( W_{\text{tot}} \),
\[
R_{\text{SD}} (\Omega \mu \text{m}) = R_{\text{SD}} (\Omega) \times W_{\text{tot}} (\mu \text{m}),
\]
extracted by Y-function method is shown in Fig. 4-29. We observed a relatively higher resistivity in PMOS (~150\(\Omega\mu\text{m} \)) than NMOS (~100\(\Omega\mu\text{m} \)) devices. Our results also show higher values of \( R_{\text{SD}} \) in both N- and PMOS NWs for reference SOI cases, revealing the need to optimize access regions in our NW devices. This tendency is however not clearly observed in other NMOS devices. The normalized resistance in \( H_2 \) annealed SOI and [100]-oriented SOI NWs is ameliorated as compared to reference SOI NW, while wide FET in SOI with \( H_2 \) anneal shows the deeply worsened. Furthermore, the both widest and narrowest NW FETs in sSOI are upgraded, therefore the benefit of biaxial and uniaxial tensile strain can be reconfirmed. For PMOS devices, the higher resistance of S/D regions in NWs is found for most of technological splits (except cSG-S/D). Even though, 3-types of strained NW FETs, cSG-S/D, SGOI, and cSGOI obtain lower \( R_{\text{SD}} \) values than reference SOI NW. This indicates the advantage of compressive strain technologies using SiGe in the S/D and/or channel regions.

![Normalized source/drain resistance R_{SD} in the widest FETs and narrowest NWs for all the technological splits.](image)
Chapter 4. Carrier transport characterizations

4.4 References


Chapter 4. Carrier transport characterizations


Chapter 4. Carrier transport characterizations


Chapter 4. Carrier transport characterizations


Chapter 4. Carrier transport characterizations


Chapter 5

Low-frequency noise characterizations

5.1 1/f noise behavior and CNF+CMF model 153
   5.1.1 Comparison between experimental data and CNF+CMF model 157
   5.1.2 Impact of 1/f noise stemming from S/D regions 162
   5.1.3 Flat-band voltage noise 166
   5.1.4 Coulomb scattering parameter 169

5.2 Oxide trap density 171
   5.2.1 General tendency 171
   5.2.2 Assessment of contributions of the different surface orientations 174
   5.2.3 Interface quality comparison with charge pumping measurement 177

5.3 Drain bias influence 178

5.4 Comparison with ITRS requirements for 1/f LFN 180

5.5 References 185
Chapter 5. Low-frequency noise characterizations

5.1 1/f noise behavior and CNF+CMF model

Normalized drain current noise $S_{\text{I}_d/\text{I}_d^2}$ as a function of frequency in the narrowest single-channel SOI and sSOI $\Omega$-gate NMOS NWs is shown in Fig. 5-1. Although the single NWs show dispersions of noise level and shape, the averaged spectrum measured for 5 or 6 devices exhibits good 1/f noise behavior from threshold up to strong inversion regions for both SOI and sSOI devices. For PMOS, the 1/f noise curves can be also seen in both reference SOI and SGOI NWs as shown in Fig. 5-2. Although SGOI NWs show larger dispersion of the noise behavior, the 1/f behavior is sustained on the averaged spectrum for 6 devices. This clearly means that LFN behavior in our both N- and PMOS NWs has the potential to be interpreted by CNF+CMF model [5-1,5-2] even for strain-processed devices.

Fig. 5-1. $S_{\text{I}_d/\text{I}_d^2}$ as a function of frequency in the (a) SOI and (b) sSOI narrowest $\Omega$-gate NW NMOS FETs with $L_g\sim110\text{nm}$, showing good 1/f behavior at threshold voltage ($V_g=V_t$) up to strong inversion region.
**Chapter 5. Low-frequency noise characterizations**

![Graph](image)

**Fig. 5-2.** $S_{id}/I_d^2$ as a function of frequency in the SOI and SGOI narrowest Ω-gate NW PMOS FETs with $L_g=107-108$nm, showing good 1/f behavior at threshold voltage ($V_g = V_t$).

In the following, the presence of g-r and/or RTS noise is more carefully discussed. SOI NMOS NWs with $L_g=113$nm exhibits clear 1/f noise as shown in Fig.5-1, however some devices include additional 1/f$^2$ noise components. Figure 5-3 shows $I_d$ fluctuation measured for the device including a 1/f$^2$-like spectrum in time domain using three sampling frequencies covering the frequency range of noise measurement between 1Hz and 1MHz. No typical RTS is observed at the three sampling frequencies, whereas a small 1/f$^2$ noise spectrum is found. This means that the Lorentzian should correspond to g-r noise caused by a charge trap in silicon body as distinct from the interfacial trap event.
Chapter 5. Low-frequency noise characterizations

Fig. 5-3. (a) $S_{\text{Id}/\text{I}_d^2}$ as a function of frequency in the narrowest SOI $\Omega$-gate NW NMOS FETs with $L_g=113$nm, showing $1/f$ and additional $1/f^2$ noise components at threshold voltage ($V_g=V_t$). $I_d$ fluctuation as a function of time for sampling frequency of (b) $f=1$kHz, (c) $f=40$kHz, and (d) $f=1$MHz.

On the other hand, $I_d$ fluctuation measurement in time domain for an SOI NMOS NW with short $L_g=28$nm exhibiting two large $1/f^2$ noise component (one is at the range of 1Hz-10Hz, and other appears around 100kHz) is shown in Fig.5-4. A clear RTS is observed at sampling frequency of 1kHz corresponding to the lower frequency region (Fig.5-4b). However, no RTS is observed at sampling frequency of 1MHz, and this means that the $1/f^2$ spectrum at higher frequency region does not correspond to RTS noise (Fig.5-4d). This could be attributed to charge trapping/de-trapping event occurring in the Si body (i.e. g-r noise via traps in substrate). The additional $1/f^2$ noise spectra are more visible also in other short channel NWs than longer device cases, as shown in Fig.5-5. However, it is thereby concluded that $1/f$ noise behavior is basically observed and less RTS noise is found in low-frequency region for most of our devices, even for single short channel NWs.
Chapter 5. Low-frequency noise characterizations

Fig. 5-4. (a) $S_{id}/I_d^2$ as a function of frequency in the narrowest SOI $\Omega$-gate NW NMOS FETs with $L_g=28$nm, showing large $1/f^2$ noise components at threshold voltage ($V_g=V_t$). $I_d$ fluctuation as a function of time for sampling frequency of (b) $f=1$kHz, (c) $f=40$kHz, and (d) $f=1$MHz.

Fig. 5-5. $S_{id}/I_d^2$ as a function of frequency in the narrowest SOI $\Omega$-gate NW NMOS FETs with (a) $L_g=113$nm and (b) short channel $L_g=23-28$nm, showing $1/f$ behavior in low-frequency region at threshold voltage ($V_g=V_t$).
Chapter 5. Low-frequency noise characterizations

5.1.1 Comparison between experimental data and CNF+CMF model

The measured $S_{\text{id}}/I_d^2$ extracted at frequency of $f=10\text{Hz}$ as a function of $I_d$ with normalization by the channel area parameters (both $W_{\text{tot}}$ and $L_g$) is shown in Fig.5-6 for a number of NMOS technological splits (channel orientation, H$_2$ anneal, and strained channel). Actually, good agreement between $S_{\text{id}}/I_d^2$ plot and the corresponding $(g_m/I_d)^2$ curve is observed in all the devices. This indicates that the LFN properties in all the technological parameters are well described by CNF+CMF model. Furthermore, the almost merged LFN data in Fig.5-6a indicates that there is no significant influence of the orientation differences ([110]- vs. [100]-orientation [5-3], and (001) top surface vs. (110) side-walls in [110]-oriented SOI [5-4,5-5]). The wide FET processed with additional H$_2$ anneal shows larger noise level in subthreshold region exhibiting plateaued noise level, whereas the noise curve of NW perfectly agrees with the case w/o H$_2$ anneal (Fig.5-6b). In Fig.5-6c, sSOI devices show slight noise level increase in the entire region for both wide and narrowest NW cases. This can be partly attributed to the $I_d$ enhancement.
Fig. 5-6. $I_d$ dependent (symbols) $S_{ld}/I_d^2$ and (lines) corresponding $(g_m/I_d)^2$ curve characteristics normalized by channel size parameters ($W_{tot}$ and $L_g$) in reference SOI wide FETs and the narrowest NWs compared with (a) [100]-oriented SOI, (b) SOI with additional H$_2$ anneal, and (c) sSOI for NMOS devices.
Same measurements have been also performed for PMOS (Fig.5-7). Good agreement between noise data and CNF+CMF model is also observed and sustained for reference SOI, SG-S/D, and SGOI devices. In SOI devices for both NW and wide FETs, and in SG-S/D NWs, a large augmentation of the noise level in strong inversion region is observed. This indicates a strong contribution from S/D series resistance $R_{SD}$ [5-6~5-8]. This phenomenon is discussed in detail in the next section. In Fig.5-8, we compare the 3-types of PMOS technological variants. The noise curves in wide FETs are superposed below the strong inversion region, i.e. for $I_d \times L_g / W_{tot} < 10^{-6}$ A in Fig.5-8a. On the other hand, the noise curve related to SGOI NWs exhibit a large shift due to huge $I_d$ ($I_{ON}$) improvement in the narrowest NWs, whereas the plots corresponding to SOI and SG-S/D devices are roughly merged (Fig.5-8b). In both wide and NW FETs, the plateaued noise level in subthreshold region is maintained.
Fig. 5-7. $I_d$ dependent (symbols) $S_{I_d}/I_d^2$ and (lines) corresponding $(g_m/I_d)^2$ curve characteristics normalized by channel size parameters ($W_{tot}$ and $L_g$) in wide FETs and the narrowest NWs for (a) SOI, (b) SG-S/D, and (c) SGOI for PMOS devices.
Chapter 5. Low-frequency noise characterizations

Fig. 5-8. Comparison of 3-types of PMOS device variants; SOI, SG-S/D, and SGOI, in $I_d$ dependent (symbols) $S_{id}/I_d^2$ and (lines) corresponding $(g_{m}/I_d)^2$ curve characteristics normalized by $W_{tot}$ and $L_g$ for (a) wide FETs and (b) the narrowest NWs.

It can be noticed that the noise level decrease due to the volume inversion, reported in SOI tri-gate NW FETs with SiO$_2$/poly-Si gate stack [5-5], and in GAA Si NW FETs with in-situ steam-generated (ISSG) SiO$_2$/TiN gate stack [5-9], is not observed in our
Chapter 5. Low-frequency noise characterizations

In our SOI-based Ω-gate NWs, the scaling regularity with both $W_{\text{tot}}$ and $L_g$, without much quantum effect, could be attributed to the use of Hf-based high-$\kappa$ gate oxide (HfSiON) and the carrier transport occurring mainly in 2D surfaces of top and side-walls even in NW geometry.

5.1.2 Impact of 1/f noise stemming from source/drain regions

Here, the $R_{SD}$ contribution to 1/f LFN properties is discussed. A large increment of the noise level in strong inversion region, shown in Fig.5-7a and b, stems from the strong contribution of S/D access regions. The $R_{SD}$ is additively fluctuating by trapping/de-trapping events of carriers caused via defects in the spacers 1 and 2 consisting of SiNx and/or in the silicon film, as illustrated in Fig.5-9. The fluctuations contribute to the rise of 1/f noise level in strong inversion regime, and are distinct from thermal noise which is frequency independent. Worse quality of the S/D regions in PMOS devices than NMOS is generally attributed to less controllability of the boron dopant due to the lighter mass of B than P or Ar. This could explain the higher contribution of $R_{SD}$ to noise observed for PMOS than for NMOS. The definition of CNF+CMF model (cf. Eq. (1-53)) can be simply completed by considering the additional noise impact caused by the S/D regions as [5-6]:

$$\frac{S_{Id}}{I_d^2} = \left( g_m \right)^2 \left[ \frac{I_d}{I_d} \right] \left[ 1 + \alpha_{sc} \mu_{eff} C_{ox} \frac{I_d}{g_m} \right]^2 S_{Vfb} + \left( \frac{I_d}{V_d} \right)^2 S_{Rsd}$$  (5-1)

where $S_{Rsd}$ is the PSD of the $R_{SD}$ fluctuations.
Chapter 5. Low-frequency noise characterizations

In Fig. 5-10, experimental $S_{ld}/I_d^2-I_d$ plots are shown together with the theoretical expression Eq. (5-1) using two fitting parameters $\beta$ and $S_{Rsd}$. The experimental curves above $V_t$ for SOI devices can be perfectly described by the included $R_{SD}$ impact (Fig. 5-10a). For both SG-S/D and SGOI devices, the spectra in NWs are well interpreted by considering both $\alpha_{sc}\mu_{eff}$ and $S_{Rsd}$ components (Fig. 5-10b), whereas for wide FETs, the $\alpha_{sc}\mu_{eff}$ factor is only dominant without the $S_{Rsd}$ term (Fig. 5-10c). The values of $S_{Rsd}$ are summarized in Table 5-1. They highlight the advantage of SGOI device which exhibits much lower impact of $R_{SD}$, in relation with a lower $R_{SD}$ value by Y-function method (cf. Fig. 4-29).

Fig. 5-9. Schematic of defects in spacers 1 and 2 and/or in Si film contributing to $R_{SD}$ fluctuations in SOI MOSFET architecture.
Fig. 5-10. $I_d$ dependent (symbols) $S_{id}/I_d^2$ and (lines) corresponding $(g_m/I_d)^2$ curves with consideration of the $\alpha_{sd}$$\mu_{eff}$ and $S_{std}$ term shown in Eq. (5-1), showing (a) the narrowest NW vs. wide FETs in SOI devices, and SiGe S/D vs. SGOI devices in (b) NWs, and in (c) wide FETs.
Table 5-1. Summary of the extracted $\alpha_{sc}, \mu_{\text{eff}}$ and $S_{Rsd}$ values in Fig.5-10 with the extracted S/D series resistance $R_{SD}$ normalized by $W_{tot}$ for NWs in Fig.4-29.

<table>
<thead>
<tr>
<th>[110]-oriented $\Omega$-gate PMOS</th>
<th>$\alpha_{sc}\mu_{\text{eff}} \times 10^6 \text{ cm}^2/\text{C}$</th>
<th>$S_{Rsd} \text{ (} \Omega^2/\text{Hz} \text{)}$</th>
<th>$R_{SD} \text{ (} \Omega \mu\text{m} \text{)}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>SOI</td>
<td>No impact</td>
<td>No impact</td>
<td>1.6</td>
</tr>
<tr>
<td>SG-S/D</td>
<td>1.5</td>
<td>1.1</td>
<td>No impact</td>
</tr>
<tr>
<td>SGOI</td>
<td>1.4</td>
<td>0.75</td>
<td>No impact</td>
</tr>
</tbody>
</table>

We have also extracted the Hooge parameter $\alpha_H$ (cf. Eq. (1-37) and (1-38)), which is based on an empirical model considering only mobility fluctuations. In fact, Hooge's empirical model has no theoretical argument, even though it has been often able to explain the $1/f$ noise behavior. Meanwhile, the Hooge parameter $\alpha_H$ has been often reported to discuss the noise behavior difference for technological and structural parameters in overdrive operation. The values of $\alpha_H$ extracted in our NW FETs are shown in Fig.5-11 as a function of the voltage overdrive $V_{gt}$. Different trends depending on the technological splits can be distinguished.

Fig. 5-11. Hooge parameter $\alpha_H$ as a function of gate voltage overdrive $V_{gt}$ for various technological splits in the narrowest (a) NMOS and (b) PMOS NW FETs.
Chapter 5. Low-frequency noise characterizations

For NMOS, higher values of $\alpha_H$ is observed in SOI NW with additional H$_2$ anneal process and in sSOI NW, compared to reference SOI NW especially for $V_{gt}$ above 0.2V. It is ascribed to the relatively large influence of CMF component (values of $\alpha_{sc}\mu_{eff}$). On the other hand, [100]-oriented NW exhibits similar or lower values than reference [110]-NW in almost entire $V_{gt}$ range, suggesting no large impact of side-wall orientation. In $V_{gt}>0.5$V region, it should be noticed that $\alpha_H$ level of reference SOI NW rises and reaches the levels in H$_2$ annealed SOI and sSOI NWs. This can be attributed to the effect of $R_{SD}$ fluctuations.

For PMOS, level of $\alpha_H$ is equal among the three technological splits in $V_{gt}$ region below 0.2V. Above 0.2V, reference SOI and SG-S/D NWs show the higher value and steeper upward trend compared to SGOI device. Lower noise level for SGOI NW in strong inversion region is here reconfirmed. The large increase tendency in SOI and SG-S/D NWs is attributed to strong $R_{SD}$ noise contribution as discussed in last chapter.

We conclude that Hooge’s empirical parameter $\alpha_H$ well reflects $\alpha_{sc}\mu_{eff}$ and $S_{Rsd}$ impacts in strong inversion region, even though the noise behaviors are in accordance with CNF+CMF model, not only MF. Moreover, it is visibly concluded that the $S_{Rsd}$ influence in PMOS is much stronger than NMOS devices, and SGOI technology is advantageous for PMOS NW FETs.

5.1.3 Flat-band voltage noise

5.1.3.1 Extraction

For more detailed investigations, two important parameters $S_{Vfb}$ and $\alpha_{sc}\mu_{eff}$ in Eq. (1-53) can be obtained from experimental data. Both parameters are simultaneously extracted from experimental $S_{Vg}^{1/2}$ plot as a function of $I_d/g_m$ as:

$$S_{Vg}^{1/2} = \frac{S_{id}}{g_m^{1/2}} = \left(1 + \alpha_{sc}\mu_{eff} C_{ox} \frac{I_d}{g_m} \right) S_{Vfb}^{1/2}$$

Figure 5-12 shows $S_{Vg}^{1/2}$ versus $I_d/g_m$ characteristics with varying $V_g$ from weak to strong inversion regions for SOI TGNW devices. The two parameters, namely $S_{Vfb}^{1/2}$ and $S_{Vfb}^{1/2}\alpha_{sc}\mu_{eff}C_{ox}$ are provided by the intercept with the vertical axis and the slope, respectively [5-10]. The straight line indicates the linear regression calculated for

166
Chapter 5. Low-frequency noise characterizations

reference wide and 1ch-TGNW FETs. However, lower $S_{vfb}$ values than the actual values are extracted by the linear regression method for 1ch-NWs, whereas no mismatch is seen in reference wide FETs.

Fig. 5-12. (Symbols) $S_{vg}^{1/2}$ versus $I_d/g_m$ characteristics and (lines) the linear regression for extraction of $S_{vfb}$ and $\alpha_{sc\mu_{eff}}$ in (a) wide and (b) 1ch-TGNW both N- and PMOS FETs.

$S_{vfb}$ value can also be extracted by direct fitting of $S_{bd}/I_d^2$ versus $(g_m/I_d)^2$ curves, in the subthreshold region showing the plateaued noise level (cf. Figs.5-6–5-8). In this regime where CNF is predominant, the coefficient $(1+\alpha_{sc\mu_{eff}}C_{ox}I_d/g_m)$ in Eq. (1-53) reduces to 1. The proportionality constants $\beta$ used in Figs.5-6–5-8 and 5-10 thereby corresponds to the value of $S_{vfb}$ in the plateau region, where CNF noise can be approximated as:

$$\frac{S_{ld}}{I_d^2} \approx \beta \left(\frac{g_m}{I_d}\right)^2 \approx S_{vfb}\left(\frac{g_m}{I_d}\right)^2$$

(5-3)

This method seems more relevant for NW devices with less mismatched values compared to those obtained by the linear regression method.
Chapter 5. Low-frequency noise characterizations

5.1.3.2 Influence of scalability

Extracted flat-band voltage noise $S_{Vfb}$ in Fig.5-13 shows roughly simple channel scaling effect, i.e. the noise level increases as the inverse of both $W_{tot}$ [5-11] and $L_g$ decreasing, without any large deviation from the different technological parameters for NMOS devices. This result well agrees with predicted LFN scaling rule [5-1] (cf. Eq. (1-55)) and $S_{Id}$ studies in published reports [5-8,5-12~5-17].

For PMOS, cSGOI devices in the narrowest NW region exhibit relatively higher noise level than other splits as shown in Fig.5-14a. From Fig.5-14b, we also evidenced that the narrowest PMOS NWs exhibit different noise levels depending on the technological splits, whereas wide FETs have the same level whatever splits. In particular, SiGe channel NWs (SGOI & cSGOI) show slightly higher noise than Si channels. For the other technological splits within reasonable uncertainty, we conclude that $S_{Vfb}$ in PMOS devices exhibits the simple scaling effect and the unity among the technological parameters in analogy with the NMOS case.

Fig. 5-13. Flat-band voltage noise $S_{Vfb}$ as a function of (a) $W_{tot}$ and (b) $L_g$ for all the technological splits in NMOS devices.
Fig. 5-14. Flat-band voltage noise $S_{Vfb}$ as a function of (a) $W_{tot}$ and (b) $L_g$ for all the technological parameters in PMOS devices.

5.1.4 Coulomb scattering parameter

5.1.4.1 General feature

The linear relationship between $S_{Vg}^{1/2}$ and $I_d/g_m$ shown in Fig.5-12 suggests that the Coulomb scattering parameter $\alpha_{sc}\mu_{eff}$ is constant from weak to strong inversion regions in agreement with previous works [5-10,5-11], and that this relationship is applicable even in ultra-scaled TGNW devices. The values of $\alpha_{sc}\mu_{eff}$ -corresponding to CMF factor- as a function of the device channel area $W_{tot}L_g$ is extracted in Fig.5-15. It is found that the parameter is not altered by scaling effect ($W_{top}$ or $L_g$ downscaling) for both N- and PMOS devices within measurement uncertainty. We conclude that the device-to-device dispersion is only dominant for CMF. Finally, the values of $\alpha_{sc}\mu_{eff}$ roughly agree with previously reported data ($\alpha_{sc}\mu_{eff} \sim 2.5\times10^5$-$2\times10^6\text{cm}^2/\text{C}$) [5-10,5-18].
Chapter 5. Low-frequency noise characterizations

Fig. 5-15. Coulomb scattering parameter $\alpha_{sc}\mu_{\text{eff}}$ as a function of the channel area $W_{\text{tot}}L_g$ in all the devices with single-channel for (a) NMOS and (b) PMOS FETs.

5.1.4.2 Comparison with transport parameter: low-field mobility

The extracted $\alpha_{sc}\mu_{\text{eff}}$ from LFN study is compared with extracted $\mu_0$ by the Y-function method (cf. Section 4.3.1) in the narrowest NW devices. Figure 5-16 shows $\alpha_{sc}\mu_{\text{eff}}$ as a function of $\mu_0$ for reference SOI and strained NW devices (sSOI for NMOS, cSG-S/D and SGOI for PMOS, respectively). For NMOS, it could be seen that SOI NWs with lower mobility ($\mu_0<150\text{cm}^2/\text{Vs}$) exhibit relatively lower values of the $\alpha_{sc}\mu_{\text{eff}}$ ($\approx 2\times 10^5$-$10^6\text{cm}^2/\text{C}$) and higher mobility ($\mu_0>150\text{cm}^2/\text{Vs}$) corresponds to the higher values ($\approx 4\times 10^5$-$3\times 10^6\text{cm}^2/\text{C}$). However, the difference of $\alpha_{sc}\mu_{\text{eff}}$ range is small. Moreover, sSOI NWs show the opposite trend; devices with lower $\mu_0<200\text{cm}^2/\text{Vs}$ exhibit relatively high er values of the $\alpha_{sc}\mu_{\text{eff}}$ ($\approx 6\times 10^5$-$2\times 10^6\text{cm}^2/\text{C}$), and higher $\mu_0>200\text{cm}^2/\text{Vs}$ corresponds to the lower values ($\approx 2.5\times 10^5$-$1.5\times 10^6\text{cm}^2/\text{C}$). For PMOS, SOI and cSG-S/D NWs show roughly no tendency. The $\alpha_{sc}\mu_{\text{eff}}$ range is $\approx 3.1\times 10^5$-$3.5\times 10^6\text{cm}^2/\text{C}$ for SOI, and is $\approx 3.4\times 10^5$-$1.3\times 10^6\text{cm}^2/\text{C}$ for cSG-S/D NWs, respectively. It could be seen that SGOI NWs have the $\alpha_{sc}\mu_{\text{eff}}$ values ($\approx 1\times 10^5$-$6.6\times 10^5\text{cm}^2/\text{C}$) decreasing with the lower $\mu_0$.

It is concluded that $\alpha_{sc}\mu_{\text{eff}}$ does not clearly correlate to the mobility behavior in
Chapter 5. Low-frequency noise characterizations

inversion region and the magnitude extracted at low-field regime regardless of the mobility enhancement induced by strain for both N- and PMOS NW FETs.

Fig. 5-16. Coulomb scattering parameter \(\alpha_{sc}\mu_{eff}\) as a function of low-field mobility \(\mu_0\) extracted in Figs.4-26b and 4-27d for the narrowest NW (a) NMOS and (b) PMOS FETs.

5.2 Oxide trap density

5.2.1 General tendency

The gate oxide trap density \(N_t\) (eV\(^{-1}\text{cm}^{-3}\)) around quasi-Fermi energy level within 4kT range can be written from Eq. (1-48) as:

\[
N_t = \frac{fW_{tot} L_g C_{ox}^2 S_{Vfb}}{q^2 kT \lambda}
\]  

(5-4)

The tunneling attenuation length \(\lambda\) is estimated as \(\approx 0.1\)nm for electron and \(\approx 0.14\)nm for hole in the Si/HfO\(_2\) system with SiO\(_2\) interfacial layer (IL) [5-19~5-22]. The trap density \(N_t\) calculated from \(S_{Vfb}\) data (Figs.5-13 and 5-14) is shown and discussed here.

Figure 5-17 shows \(N_t\) as a function of \(W_{tot}\) and \(L_g\) in NMOS FETs with \(L_g\approx 110\)nm. Again, slightly higher \(N_t\) is measured in SOI with H\(_2\) anneal and sSOI as compared with
Chapter 5. Low-frequency noise characterizations

reference SOI (nearly twice higher) (Fig.5-17a). This result is in agreement with a previous work reporting higher interface trap density $D_{it}$ for additional H$_2$ anneal in 3D-stacked Si NW FETs [5-23]. However, $N_t$ in both SOI and sSOI MOSFETs as a function of $L_g$ is distributed within one decade ($10^{17}$ to $10^{18}$ eV$^{-1}$cm$^{-3}$) due to device-to-device dispersion, especially in the narrowest NWs (Fig.5-17b). Some sSOI NWs thus have similar or lower $N_t$ as compared to SOI NWs. Published LFN studies on sSi MOSFETs fabricated from SiGe virtual layers have reported lower [5-24~5-26], constant [5-1], or higher [5-27~5-30] trap density compared to reference Si devices. References [5-27~5-30] suggest that diffusion of Ge atoms from the SiGe layers into the Si channel and the gate oxide as well as the threading dislocations can severely degrade the gate oxide/channel interface quality ($D_{it}$ increase has been also reported in correlation [5-31]). Therefore, extrinsic process parameters associated with sSOI substrate preparation, such as the SiGe and sSi epitaxial growth, selective etching of the SiGe, and the reliability (i.e. device-to-device dispersion), could dominate compared with intrinsic tensile strain impact on the gate oxide/channel interface quality.

For PMOS, the cSGOI NW shows slightly larger $N_t$ value than the other devices in Fig.5-18a. In Fig.5-18b it can be seen that SGOI NWs with longer $L_g<400$nm have relatively higher $N_t$. However, the influence of the compressively strained SiGe channel is not large in magnitude, while very high $D_{it}$ [5-32~5-34] and $N_t$ [5-35,5-36] were found in previous NW studies due to Ge content.

In literature, some work have reported $N_t$ increase due to SiGe S/D process in FETs with HfO$_2$ gate oxide [5-25,5-37,5-38], and a slight increase of the noise level and $D_{it}$ in FETs with SiO$_2$ or nitrided oxide [5-39~5-41]. Fortunately, it has been reported that replacing HfO$_2$ by HfSiON provides steady noise level with the reference Si S/D device owing to a better robustness against the thermal budget of the SiGe S/D process [5-42]. Our SiGe S/D devices show no large deviation of $N_t$ values from reference SOI devices regardless of the compressive CESL effect. This could be ascribed to the use of HfSiON/TiN gate stack. It could be also attributed to an optimized technological process. As a result, the device-to-device dispersion is only dominant similarly to the NMOS case.
Chapter 5. Low-frequency noise characterizations

Fig. 5-17. Oxide trap density $N_t$ as a function of (a) $W_{tot}$ and (b) $L_g$ for all the technological splits in NMOS devices.

Our most important conclusion is that the mean $N_t$ values for all the devices lie in roughly similar order ($\approx 5 \times 10^{16} - 10^{18} \text{eV}^{-1} \text{cm}^{-3}$) as the values recently reported for state-of-the-art Hf-based high-$\kappa$/metal gate technology ($N_t \approx 10^{17} - 10^{19} \text{eV}^{-1} \text{cm}^{-3}$) [5-10,
Chapter 5. Low-frequency noise characterizations

5-14,5-15,5-21,5-43,5-44]. The \( N_t \) values averaged over all \( L_g \) in NW and wide FETs are shown in Fig.5-19. Data from reference SOI and strained devices (sSOI for NMOS, cSG-S/D and SGOI for PMOS, respectively) are compared. NWs exhibit somewhat lower values in most of the devices (except SGOI with \( 2.0 \times 10^{17} \) eV\(^{-1}\)cm\(^{-3} \) for both wide and NW FETs). This clearly indicates that the \( N_t \) values are not altered by the scaling effect of \( W_{top} \), i.e. by the 2D or 3D architectural impact [5-45,5-46]. As a consequence, it is concluded that the excellent oxide/interface quality is achieved and maintained in all our N- and PMOS devices, especially in NWs with side-wall surfaces which play an increasing role as \( W_{top} \) is scaled down.

![Fig. 5-19. \( N_t \) averaged over all \( L_g \) in wide and NW FETs for (a) NMOS and (b) PMOS devices, with comparison between SOI and sSOI for NMOS, and among SOI, cSG-S/D, and SGOI for PMOS.](image)

5.2.2 Assessment of the contributions of the different surface orientations

For more rigorous assessment of the interface quality, a separation method of the \( N_t \) contribution between top surface \( (N_{t_{\text{top}}}) \) and side-walls \( (N_{t_{\text{side-wall}}}) \) could be introduced as follows:

\[
N_{t_{\text{tot}}} = \frac{W_{top}}{W_{tot}} N_{t_{\text{top}}} + \frac{2H_{NW}}{W_{tot}} N_{t_{\text{side-wall}}}
\]

In this work, the relation of the \( N_t \) contributions in Eq. (5-5) can be approximated as
Chapter 5. Low-frequency noise characterizations

\[ N_{t\_top} \approx \frac{1}{3} N_{t\_top} + \frac{2}{3} N_{t\_side-wall} \] for all the narrowest NW FETs. Using this simple formula, we have extracted \( N_{t\_top} \) and \( N_{t\_side-wall} \) for three different width \( W_{top} \) (\( L_g \approx 110 \text{nm} \)) as shown in Figs.5-20 and 5-21.

For NMOS, the (100) plane, which corresponds to surface orientation of the top surface of reference [110]-oriented SOI, and to the orientation of both the top and side-walls of [100]-oriented SOI (cf. Fig.2-12), show very similar values \( \sim 2 \times 10^{17} \text{eV}^{-1} \text{cm}^{-3} \). This agreement in (100) planes therefore confirms the reliability of the separating method. Surprisingly, the (110) plane in side-walls of [110]-oriented NW leads to slightly lower \( N_{t\_top} \) values than the (100) top surface. In the devices performed with additional H\(_2\) anneal, the (100) top surfaces degrades, whereas the quality of (110) side-walls is improved. Tensile strain relatively deteriorates both the top and side-wall surfaces compared to reference SOI devices.

For PMOS, the (110) planes in side-walls also show improved \( N_t \) values compared to the (100) planes (except in cSGOI devices). This could indicate that CESL process affects the side-wall quality, and that process optimization is needed. Strain process technologies otherwise (SiGe channel material or SiGe S/D) and additional H\(_2\) anneal degrade somewhat the quality of (100) top surfaces, whereas the quality of (110) side-walls is enhanced. It is further noticed that the H\(_2\) anneal process is less harmful in PMOS than in NMOS case.
Chapter 5. Low-frequency noise characterizations

Fig. 5-20. (a) Demonstration of the extraction and (b) the extracted $N_t$ contribution of top surface and side-walls by the $N_t$ separation method for all the NMOS devices.

Fig. 5-21. (a) Demonstration of the extraction and (b) the extracted $N_t$ contribution of top surface and side-walls by the $N_t$ separation method for all the PMOS devices.
5.2.3 Interface quality comparison with charge pumping measurement

Oxide/channel interface quality evaluated by LFN measurement has been compared with charge pumping (CP) measurement [5-47,5-48]. To perform CP measurement on FD-SOI devices, gated diode structures with N\textsuperscript{+} and P\textsuperscript{+} contacts (P-i-N gated diode) are needed [5-49,5-50], as illustrated in Fig.5-22. In the CP technique, a trapezoidal voltage pulse is applied to the gate with a varying base level $V_{\text{base}}$ and a constant amplitude $\Delta V_g$ greater than the band gap energy of Si $\Delta E_{g,\text{Si}}=1.12\text{eV}$ (here, $\Delta V_g=1.3\text{eV}$ is fixed). This pulse causes a recombination current flowing in the N\textsuperscript{+} and P\textsuperscript{+} regions by capture-release process of electrons and holes at the interface states. The maximum CP current $I_{\text{CP}}$ can be expressed by:

$$I_{\text{CP}} = qf_p W_{\text{tot}} L_g D_n(E) \Delta E$$  \hspace{1cm} (5-6)

where $f_p$ is the frequency of the pulsed signal, and $D_n(E)$ is the mean $D_n$ over the Si band gap, and $\Delta E$ is the swept energy range ($\approx 1\text{eV}$). Note that the mean $D_n$ extracted by CP technique takes into account the traps distributed over the Si band gap, and is thus distinct from $N_t$ evaluated from LFN characterization which gives a value at $E_F \pm 2kT$.

![Fig. 5-22. Schematics of the experimental set-up used for charge pumping spectroscopy. A trapezoidal pulse (amplitude $\Delta V_g$, rise and fall time $t_r,t_f$), with constant amplitude and varying base level $V_{\text{base}}$, is applied to the gate and $I_{\text{CP}}$ is measured on the P\textsuperscript{+} contact [5-50].](image-url)
Figure 5-23 shows the extracted mean $D_{it}$ in [110]-oriented SOI devices with $H_{NW}=11\text{nm}$ and $L_g=0.5\mu\text{m}$. Wide device with $W_{top}=2\mu\text{m}$ and multiple channel Ω-gate NWs with 75 fingers varying the $W_{top}$ from 75nm down to 40nm have been measured. All devices exhibit mean $D_{it}$ in the $1-3\times10^{10}\text{eV}^{-1}\text{cm}^{-2}$ range. The NWs exhibit slightly lower $D_{it}$ compared to wide devices in agreement with our results using LFN. This corroborates our conclusions that lower trap density is present in (110) side-walls compared with (100) top surface in most of our MOSFETs.

![Fig. 5-23. Mean $D_{it}$ obtained by CP measurement as a function of $W_{top}$ in wide gated P-i-N diode and 75-multiple channel NW devices.](image)

5.3 Drain bias influence

It was also studied how $V_d$ variation from linear regime up to saturation region impact the LFN properties. $S_{id}/I_{d}^2-I_d$ characteristics have been plotted in Fig.5-24 for SOI and sSOI narrowest NW NMOS FETs. We found that a good agreement with CNF+CMF model is retained from linear ($|V_d|=40\text{mV}$ and 0.2V) to saturation regions ($|V_d|=0.9\text{V}$).
Chapter 5. Low-frequency noise characterizations

Furthermore, the plateaued noise level in subthreshold region is also maintained regardless of the drain bias variation. Both trends, agreement of CNF+CMF model and constancy of plateaued noise level for varied $V_d$, are also observed in SOI and SGOI PMOS NWs, even in the devices with shortest $L_g$ (Fig.5-25). These results mean that $S_{Vfb}$ and $N_t$ properties are nearly independent of $V_d$ without any strain impact in N- and PMOS NWs.

In literature, $V_d$ dependent $S_{Id}/I_d^2$ behavior at strong inversion region ($V_g=1.2V$) has been discussed by Boutchacha and Ghibaudo in 2011 [5-51]. The experimental and simulation results show a slight increase of the noise level by a factor of less than 2 as $V_d$ increases from 0V up to 1.0V. These results are in agreement with NMOS SOI NW (Fig.5-24a), and PMOS SOI and SGOI NWs (Fig.5-25a and b). NMOS sSOI NW show the opposite behavior, decreasing $S_{Id}/I_d^2$ level as $V_d$ increases from 40mV to 0.9V. It is attributed to CMF and/or 1/f S/D noise is reduced due to $V_d$ increase. On the other hand, PMOS SGOI NW shows a less noise level than that in SOI NW at strong inversion region. This highlights the advantage of SGOI NW for less 1/f S/D noise at inversion region, i.e. better quality of S/D regions (cf. Section 5.1.2).

![Fig. 5-24. $V_d$ impact for (symbols) $S_{Id}/I_d^2$-$I_d$ characteristics of the narrowest NW NMOS FETs in (a) SOI ($L_g=113nm$) and (b) sSOI ($L_g=107nm$), with (lines) corresponding ($g_m/I_d$)$^2$ curves.](image)
Chapter 5. Low-frequency noise characterizations

![Graphs showing S_{id}/I_d^2 vs. I_d for SOI and SGOI devices.](image)

Fig. 5-25. V_d impact for (symbols) S_{id}/I_d^2 vs. I_d characteristics of the narrowest NW PMOS FETs with short channel in (a) SOI (L_g=17nm) and (b) SGOI (L_g=23nm), with (lines) corresponding (g_m/I_d)^2 curves.

5.4 Comparison with ITRS requirements for 1/f LFN

Finally, gate voltage noise S_{vg} obtained from measured S_{id} was compared with ITRS requirements for LFN showing 1/f behavior for CMOS logic application [5-53]. S_{vg} values are extracted at an overdrive operation (V_g=V_t+0.2V for NMOS, and V_g=V_t-0.2V for PMOS, respectively), and in saturation regime (|V_d|=0.3-0.4V). The comparisons are shown in Figs.5-26~5-29. Table 5-2 (graphically plotted in Fig.1-7) summarizes the yearly requirements of L_g, V_{dd}, and V_d (defined as V_d=V_{dd}/2) for high performance (HP) and low standby power (LSTP) logic circuits consisting of MG MOSFETs.

For NMOS, The narrowest NWs in both SOI and sSOI with gate length L_g=22-28nm already fulfill the noise requirements for year 2015 with approaching L_g=17-19nm. They also almost satisfy the requirements for future CMOS technology node by 2026. In addition, sSOI shows slightly lower noise level that can help fulfill ITRS requirements more easily (Fig.5-27). No L_g and V_d dependence of the noise level on L_g range up to 113nm is observed, and device-to-device dispersion influence is just
Chapter 5. Low-frequency noise characterizations

visible in both devices (Fig.5-26). In a previous reports for $V_d$ dependent $S_{Vg}$ [5-51,5-52], experimentally extracted and simulated $S_{Vg}$ at strong inversion region ($V_g=1.2V$) decreases (by a factor of less than 3) as $V_d$ increases from 0V up to 1.0V. This disagrees with our $S_{Vg}$ results exhibiting roughly constant level without any $V_d$ dependence. It is ascribed to difference of inversion condition, i.e. to weaker inversion condition in our results and required data in ITRS ($|V_{g-Vt}|=0.2V$).

For PMOS, $L_g$ and $V_d$ independent behavior as well as device-to-device dispersion effect is similarly observed with NMOS results (Fig.5-28). The normalized $S_{Vg}$ of NWs with $L_g=22-23nm$ satisfy the demands until 2026 whatever technological splits (SOI, SiGe S/D or SiGe channel) (Fig.5-29). At minimum $L_g=17-18nm$, the noise level in SOI and cSG-S/D exceeds the ITRS requirements in 2026, while the three options still fulfill the data in 2015. SGOI NWs exhibit reduced noise level compared to Si channel NWs, mostly due to reduced 1/f S/D fluctuations (cf. Fig.5-10 and 5-11).

It can be thus concluded that both tensile and compressive strain technologies, besides electrical performance improvement (mainly through transport properties), are also attractive features in terms of the future 1/f noise requirements.
Chapter 5. Low-frequency noise characterizations

Fig. 5-26. (Symbols) $S_{V_g}$ with normalization by channel size parameters ($W_{tot}$ and $L_g$) and frequency as a function of $V_d$ in the (a) SOI and (b) sSOI narrowest NW NMOS FETs. These data are compared with (lines) the requirements for 1/f LFN in ITRS 2013 (Table RFAMS1 CMOS technology requirements) for high performance (HP) and low standby power (LSTP) logics MG FETs [5-53].

Fig. 5-27. Comparison of the normalized $S_{V_g}$ between our experimental data and ITRS requirements in 2015 and 2026 in NMOS MG FETs [5-53].
Chapter 5. Low-frequency noise characterizations

Fig. 5-28. (Symbols) $S_{Vg}$ with normalization by channel size parameters ($W_{tot}$ and $L_g$) and frequency as a function of $V_d$ in the narrowest NW PMOS FETs for (a) SOI, (b) cSG-S/D, and (c) SGOI devices. These data are compared with (lines) the requirements for 1/f LFN in ITRS 2013 data [5-53] (cf. Fig.5-26).
Fig. 5-29. Comparison of the normalized $S_{Vg}$ between our experimental data and ITRS requirements in 2015 and 2026 for PMOS MG FETs [5-53].

Table 5-2. ITRS requirements data of $L_g$, $V_{dd}$, and $V_d$ conditions for high performance (HP) and low standby power (LSTP) logic circuits consisting of MG FETs (cf. Fig.1-7) [5-53].
Chapter 5. Low-frequency noise characterizations

5.5 References


Chapter 5. Low-frequency noise characterizations


Chapter 5. Low-frequency noise characterizations


Chapter 5. Low-frequency noise characterizations


Chapter 5. Low-frequency noise characterizations


Chapter 5. Low-frequency noise characterizations


Chapter 6
Summary and Conclusions

6.1 Carrier transport characterizations 192

6.2 Low-frequency noise characterizations 194

6.3 Feature of advanced NW MOSFETs 195

6.4 Future perspectives 196

6.5 References 197
Chapter 6. Summary and Conclusions

In this work, the gate oxide/channel interface properties were experimentally and comprehensively investigated by carrier transport and low-frequency noise (LFN) characterizations in ultra-scaled NW MOSFETs. The purpose and originality of this work are to understand electrical properties of the gate oxide/channel interface mainly by LFN investigations with important concerns as follows;

(i) CNF+CMF model parameters as a function of channel size down to NW
(ii) NW FETs with advanced Hf-based high-κ/metal gate stack
(iii) Difference of crystallographic orientations between channel top and etched side-wall surfaces
(iv) Large channel surface/volume ratio (volume inversion effect?) of NW
(v) Strained NW technology;
   \[ NMOS \text{- tensile strain} \quad PMOS \text{- compressive strain} \]
(vi) ITRS requirements for future CMOS logic circuits comprised of MG FETs

Our Si NW MOSFETs were fabricated from advanced fully-depleted SOI (FD-SOI) substrate to efficiently reduce detrimental SCE, resulting in the cross-section as small as 10nm×10nm. As the gate stack, Hf-based high-κ/metal (HfSiON/TiN) was used in order to suppress the gate leakage effects. Furthermore, strain introduction to the channel was additively processed to further improve the MOSFET's on-state performance. Tensile strained-SOI substrate was applied for NMOS, on the other hand, three-types of compressive stressors were used for PMOS devices; strained Si channel by raised SiGe-S/D and CESL formations, and strained SiGe-on-insulator (SGOI) substrate. In addition, impacts on channel direction difference ([110] vs. [100]) and on NW cross-sectional shape (with or without additional H\textsubscript{2} anneal resulting in the rectangular or rounded shape, respectively) were parametrically tested.
Chapter 6. Summary and Conclusions

6.1 Carrier transport characterizations

Firstly, the most common and important $I_d-V_g$ characteristics were studied in single-channel $\Omega$-gate NW MOSFETs to understand the basic performance. 4-types of parameters; threshold voltage $V_t$, drain induced barrier lowering (DIBL), subthreshold swing (SS), and on-state current $I_{ON}$ were extracted and discussed. The reference SOI NWs successively provided the excellent static control against SCE as shown in DIBL and SS discussions. The stressors dramatically enhanced the $I_{ON}$ owing to a modification of the channel energy-band structure. However, the SCE endurance was negatively affected, especially for PMOS consisted of SGOI NWs. This trade-off relationship thus needs to more optimize the strain processing.

Next, carrier effective mobility $\mu_{eff}$ was carefully studied in strained and unstrained Si NWs with the 50-multiple channel fingers along [110]-direction and with the rectangular (TG) or rounded ($\Omega$G) NW cross-sectional shapes. We found that: (i) the $\mu_{eff}$ properties in TGNW with (100) top and (110) side-wall surfaces are well described by the separate contribution of inversion surfaces for the rectangular section as small as 10nm×10nm; (ii) $\Omega$GNW mainly exhibits the similar $\mu_{eff}$ behavior as TGNW, in spite of the more complex geometry with multiple surface orientations, for the top-view width $W_{top}$ down to 23 nm; (iii) lower Coulomb scattering was observed in $\Omega$GNW, as a possible consequence of the additional H$_2$ anneal process; (iv) uniaxial tensile strain obtained from sSOI substrate was effective in NMOS NWs, independently of the NW geometry, and can thus be exploited to enhance entirely NMOS performance in NW dimension.

Then, low-field mobility $\mu_0$ in the single-channel NW devices was extracted from Y-function method and characterized for $L_g$ down to 17nm. We observed that: (i) the $L_g$ dependent $\mu_0$ degradation is appeared in NW devices as with wide MOSFETs, highlighting the specific behavior in NW architecture for both N- and PMOS by degradation factor $\alpha_{\mu}$ discussion; (ii) sSOI NWs for NMOS maintains the advantage of uniaxial tensile strain down to the shortest $L_g$=22-23nm with smaller normalized S/D.
Chapter 6. Summary and Conclusions

resistance $R_{SD}$; (iii) 4-types of compressive stressors for PMOS NWs largely improve the performance, especially SGOI NW shows the lowest normalized $R_{SD}$ and the highest $\mu_0$ gain at the shortest $L_g=17$-18nm. The $\mu_0$ extraction exhibits the effectiveness for MOSFET's performance evaluation even for ultra-scaled NW architecture.

6.2 Low-frequency noise characterizations

LFN investigation was effectively applied for the evaluation of various technological and architectural parameters. Carrier number fluctuations with correlated mobility fluctuations (CNF+CMF) model can describe the 1/f noise behavior from subthreshold to strong inversion modes in all our devices down to the shortest and narrowest NW MOSFET. The drain current noise behavior is basically similar in both N- and PMOS devices regardless of the technological splits. Increase of 1/f noise level at strong inversion region in PMOS devices stems from worse quality of S/D regions. This impact can be perfectly interpreted by the CNF+CMF model completed with a term of $R_{SD}$ fluctuations. This observation shows the lower S/D region noise in SGOI NW, and thus the advantage can be clearly found.

The geometrical variations with the $W_{top}$ and $L_g$ alter the CNF component on LFN, the flat-band voltage noise $S_{Vfb}$, with simple impact of device scaling, which is reciprocal to both $W_{tot}$ and $L_g$. Any harmful impact of surface orientation difference between the channel (100) top and (110) side-walls is not observed. The scaling regularity with both $W_{tot}$ and $L_g$, without much quantum effect, could be attributed to the use of HfSiON/TiN gate stack and the carrier transport occurring mainly in 2D surfaces of top and side-walls even in NW geometry. On the other hand, the CMF factor, Coulomb scattering parameter $\alpha_{sc}\mu_{eff}$, is not altered by decreasing dimensions or 3D structure impacts, while the mobility strongly depends on the impacts. It is only dominated by device-to-device dispersion. No clear relationship between the $\alpha_{sc}\mu_{eff}$ and $\mu_0$ is observed, also without influence of improved mobility in strained NW FETs.

The oxide trap density $N_t$ extracted from the $S_{Vfb}$ is not also significantly modified by scaling, architecture, and technological parameter impacts. The separation method of
Chapter 6. Summary and Conclusions

The contributions between top surface and side-walls of the channel is demonstrated in order to strictly assess the difference. It reveals that the oxide quality on (100) top and on (110) side-walls is roughly comparable in all the [110]-oriented devices. This is in good agreement with the result of charge pumping measurement in NW gated P-i-N diode. The extracted \( N_t \) values are also roughly steady and same as the recently reported values for state-of-the-art Hf-based gate oxide.

Variation of the drain voltage bias does not significantly influence the LFN behaviors (CNF+CMF model and oxide trap density) in our NW MOSFETs regardless of \( L_g \) scaling and strain effect. Furthermore, the both strained and unstrained NWs accomplish the 1/f LFN requirements for future CMOS logic node with MG FETs stated in the ITRS in 2013. It is thus well demonstrated that strain technology is a powerful booster of the NW FET performances.

6.3 Feature of advanced NW MOSFETs

LFN characterizations based on CNF+CMF model were successively performed in NW MOSFETs with HfSiON/TiN gate stack. Experimental results about the important concerns are concluded as follows. CNF component shows a simple regularity of channel area scaling without structural impact of NW. This reveals that difference of crystallographic orientation between top and side-wall surfaces and etched side-walls do not have large influence to the interface properties. Also, the quantum effect of carrier confinement is not observed in our NWs with the HfSiON/TiN gate.

An excellent quality of the channel interface with HfSiON/TiN gate is sustained for all our technological and geometrical device parameters by extraction of oxide trap density. A simple separation method of contributions between top and side-wall surfaces to the trap density is demonstrated. It is reconfirmed that the interface quality on (100) top and on etched (100) or (110) side-walls is roughly comparable in all the devices.

It is finally concluded that the appropriate strain technologies powerfully provide beneficial features to improve both carrier transport and 1/f LFN properties for future CMOS circuits consisting of NW FETs, without a significant concern on the
Chapter 6. Summary and Conclusions

oxide/channel interface quality. Consequently, the channel interface quality is mainly dominated by the extrinsic fabrication parameters appearing such as device-to-device dispersion, in undoped FD-channel technology with HfSiON/TiN gate stack, whereas the carrier transport property strongly depends on intrinsic structural impacts.

6.4 Future perspectives

LFN measurement can be applicable for the characterization of further advanced MG devices, which is GAA junction-less (JL) FET only comprised of uniformly doped body without S/D regions [6-1,6-2]. The GAA JL-FET with a short Lg=3nm can operate without noticeable SCE [6-3]. In a study by Jang et al. in 2011 [6-1], CNF+CMF model well describes the 1/f noise behavior.

For characterizations in Schottky S/D device [6-4], thin-film-transistor (TFT) [6-5,6-6], nanowire FETs with the different body materials from Si [6-7~6-10], the LFN measurement has been also used. In a report of Schottky S/D device [6-4], studies of Si [6-5] and IGZO [6-6] TFETs, and in a report of InAs NW [6-8], 1/f noise behaviors have been investigated based on CNF.

Moreover, the LFN measurement has been applied for characterization of the different concept device from MOSFET such as tunnel-FET (TFET) [6-11~6-14] and high electron mobility transistors (HEMT) [6-15,6-16]. The TFET and HEMT operated under different carrier transport theory from MOSFET, achieving better switching performance with the steeper SS than MOSFET's lower limit of 60mV/dec by using TFETs in theory, and with availability for further high-frequency operation by using HEMTs. The different noise theory from CNF+CMF model is expected for TFETs owing to the band-to-band tunneling (BTBT) based carrier transport.

Furthermore, LFN investigation has been applied to novel devices consisting of 1D or 2D materials, such as carbon nanotube (CNT) [6-17~6-20], graphene [6-21,6-22], and molybdenum-disulfide (MoS2) [6-23~6-28]. In these novel materials, CNF(+CMF) model is often suitable for the 1/f noise characterizations. Consequently, LFN characterization can be a powerful diagnosis tool even for the future promising devices.
6.5 References


Chapter 6. Summary and Conclusions


Chapter 6. Summary and Conclusions


My publications and presentations between October 2011 and November 2014 as first author are only listed.

**Journal papers**


**Oral presentations in international conferences**

List of Publications and Presentations


Poster presentation in French national conference