

# Effect of Thin Si Insertion at Metal Gate/High-k Interface on Electrical Characteristics of MOS Device with La<sub>2</sub>O<sub>3</sub>



D. Kitayama<sup>1</sup>, T. Koyanagi<sup>1</sup>, K. Kakushima<sup>2</sup>, P. Ahmet<sup>1</sup>, K. Tsutsui<sup>2</sup>,  
A. Nishiyama<sup>2</sup>, N. Sugii<sup>2</sup>, K. Natori<sup>1</sup>, T. Hattori<sup>1</sup>, H. Iwai<sup>1</sup>

<sup>1</sup>Frontier Resarch Center, Tokyo Institute of Technology

<sup>2</sup>Interdisciplinary Graduate School of Science and Engineering




# Introduction of high-k Gate Dielectrics



EOT of 0.5 nm is required in the near future




Hf-based oxides are currently in practical use




SiO<sub>2</sub>-IL would eventually limit the scaling

**high-k/Si direct contact without SiO<sub>2</sub>-IL is necessary**

# Reports on Direct Contact of HfO<sub>2</sub>/Si



K. Choi, et al., VLSI symp. Tech. p.138 (2009).



T. Ando, et al., IEDM, Tech. p.423 (2009).


**Selection of metal gate material  
is the key factor to achieve direct HfO<sub>2</sub>/Si structure**

# Direct Contact of High-k/Si with $\text{La}_2\text{O}_3$

## Advantages of $\text{La}_2\text{O}_3$


- High permittivity ( $\epsilon_r=23.4$ )
- Wide band-gap ( $E_g=5.6\text{eV}$ )
- **Direct contact with Si by forming La-silicate**

500 °C, 30 min



K. Kakushima, et. al.: IWDTF(2008)


**$\text{La}_2\text{O}_3$  is expected to be one of the gate dielectrics for next generation devices**




J. A. Ng et al.: IEICE Electronics Express 3 (2006) 316

Fairly nice interfacial property with a peak  $\mu_{\text{eff}}$  of over  $300 \text{ cm}^2/\text{Vs}$  has been reported.

# Issues for EOT Scaling




T. Koyanagi, et. al., 218<sup>th</sup> ECS meeting




**Remote charge scattering induced by fixed charges might degrade mobility.**

# Si Insertion Technique

## Possible models for $Q_{fix}$ generation




### Purpose of this work



Formation of amorphous silicate layer by Si deposition.

**Improving mobility by preventing generation of fixed charges**




# Experimental Procedure



# Electrical characteristics of capacitors





# C-V Characteristics





Smaller EOT is obtained with Si inserted capacitor

# Annealing Temperature Dependence of EOT



Oxygen diffusion from gate metal might be reduced by La-silicate at metal/high-k interface



# $V_{fb}$ Shift Induced by Si Insertion



$V_{fb}$  shift indicates reduction of positive fixed charges with Si insertion.



# Electrical characteristics of transistors

# Electrical Characteristics of FETs





The  $V_{th}$  shift and suppression of EOT increase is consistent with capacitors.

# Mobility Comparison





Effective mobility is improved with Si inserted FETs.

# Mobility at Low Electric Field



Fixed charges such as oxygen vacancies or metal induced defects are reduced by forming La-silicate at metal/high-k interface.


# Mobility at High Electric Field



La rich-silicate is formed at  $\text{La}_2\text{O}_3/\text{Si}$  interface with Si inserted FETs.



# Leakage Current



A fairly nice  $J_g$  of  $\sim 10^3$  times smaller with respect to the ITRS requirement is achieved.

# Conclusions

**The effect of Si insertion at metal/La<sub>2</sub>O<sub>3</sub> interface has been investigated.**

- **Smaller EOT is obtained with Si insertion possibly owing to the reduction of oxygen diffusion.**
- **The negative  $V_{fb}$  and  $V_{th}$  shift has been suppressed by the reduction of positive fixed charges with Si insertion.**
- **Mobility improvement at low electric field might be due to suppression of remote charge scattering induced by oxygen vacancies or metal induced defects.**
- **Mobility improvement at high electric field might be due to formation of La-silicate with high permittivity at high-k/Si interface.**

**Si insertion technique is effective to improve FET property with EOT of sub 0.6 nm.**

# Acknowledgement

**This work has been supported by NEDO.**

**Thank you for your attention**