

Effect of Thin Si Insertion at Metal Gate/High-k Interface on Electrical Characteristics of MOS Device with La_2O_3

**D. Kitayama¹, T. Koyanagi¹, K. Kakushima², P. Ahmet¹, K. Tsutsui²,
A. Nishiyama², N. Sugii², K. Natori¹, T. Hattori¹, H. Iwai¹**


¹Frontier Research Center, Tokyo Institute of Technology

²Interdisciplinary Graduate School of Science and Engineering




*Tokyo Institute of Technology*₁

Introduction of high-k Gate Dielectrics




further scaling
is possible



EOT of 0.5 nm is required
in the near future




Hf-based oxides are currently
in practical use






**SiO₂-IL would eventually
limit the scaling**

**high-k/Si direct contact
without SiO₂-IL is necessary**

Reports on Direct Contact of HfO_2/Si



K. Choi, et al., VLSI symp. Tech. p.138 (2009).




T. Ando, et al., IEDM, Tech. p.423 (2009).

**Selection of metal gate material
is the key factor to achieve direct HfO_2/Si structure**

Direct Contact of High-k/Si with La_2O_3


Advantages of La_2O_3

- High permittivity ($\epsilon_r = 23.4$)
- Wide band-gap ($E_g = 5.6\text{eV}$)
- Direct contact with Si by forming La-silicate
 $500^\circ\text{C}, 30\text{ min}$



K. Kakushima, et. al.: IWDTF(2008)



La_2O_3 is expected to be one of the gate dielectrics for next generation devices



J. A. Ng et al.: IEICE Electronics Express 3 (2006) 316

Fairly nice interfacial property with a peak μ_{eff} of over $300 \text{ cm}^2/\text{Vs}$ has been reported.

Issues for EOT Scaling




T. Koyanagi, et. al., 218th ECS meeting

Remote charge scattering induced by fixed charges might degrade mobility.


Si Insertion Technique

Possible models for Q_{fix} generation



**Grain boundaries
with oxygen vacancies**

K. McKenna, et. al., Appl. Phys. Lett. **95** (2009) 222111




**Fixed charges induced
by gate metal**

K. Kakushima, et. al., Solid-State Electron. **54** (2010) 720




Purpose of this work



**Formation of amorphous silicate layer
by Si deposition.**



**Improving mobility
by preventing generation of fixed charges**

Experimental Procedure





Electrical characteristics of capacitors

C-V Characteristics




Smaller EOT is obtained with Si inserted capacitor

Annealing Temperature Dependence of EOT



Oxygen diffusion from gate metal might be reduced by La-silicate at metal/high-k interface


V_{fb} Shift Induced by Si Insertion



V_{fb} shift indicates reduction of positive fixed charges with Si insertion.

Electrical characteristics of transistors


Electrical Characteristics of FETs





The V_{th} shift and suppression of EOT increase is consistent with capacitors.

Mobility Comparison

w/o Si





w/ Si





Effective mobility is improved with Si inserted FETs.

Mobility at Low Electric Field




Fixed charges such as oxygen vacancies or metal induced defects are reduced by forming La-silicate at metal/high-k interface.

Mobility at High Electric Field



La rich-silicate is formed at La₂O₃/Si interface with Si inserted FETs.

Leakage Current



A fairly nice J_g of $\sim 10^3$ times smaller with respect to the ITRS requirement is achieved.

Conclusions

The effect of Si insertion at metal/La₂O₃ interface has been investigated.

- Smaller EOT is obtained with Si insertion possibly owing to the reduction of oxygen diffusion.
- The negative V_{fb} and V_{th} shift has been suppressed by the reduction of positive fixed charges with Si insertion.
- Mobility improvement at low electric field might be due to suppression of remote charge scattering induced by oxygen vacancies or metal induced defects.
- Mobility improvement at high electric field might be due to formation of La-silicate with high permittivity at high-k/Si interface.

Si insertion technique is effective to improve FET property with EOT of sub 0.6 nm.

Acknowledgement

This work has been supported by NEDO.

Thank you for your attention