

CMOS Nanoelectronics scaling and Technology Diversifications

S.Deleonibus, *Chief Scientist* CEA-LETI, MINATEC Campus, 17 rue des Martyrs , 38054 Grenoble Cedex 09 France.

Tel : 33 (0)4 38 78 59 73 ; Fax: 33 (0)4 38 78 51 83; email: sdeleonibus@cea.fr

Tokyo Institute of Technology Yokohama, Japan, June 17, 2011

CEA – LETI organization



[©] CEA 2006. Tous droits réservés

LETI: Mission and Focus



A single mission :

Create innovation

& transfer it to industry



A clear focus :

 µ-nanotechnologies, with critical mass in Si
 Advanced devices for new applications
 Mass Production Products

 Pilot Sine Prototypes
 Applied Research Patents

TI in a few numbers - 2010



200 and 300mm Si capabities 8,000 m² clean rooms **Continuous operation**

1 600 researchers 1 000 permanent LETI staff

300 M€ budget > 73% from contract ~ 40 M€ CapEx

350 new patents in 2010 Portfolio > 1,500 patents 32 start-ups



Since 2005: A complete set of research platforms...



interacting daily with R & D platforms worldwide (ST Crolles, IBM Albrace Vy, reproduction in vole or in part on any medium or use of the information

S.Deleonibus CEA-LETI June 2011

nano sciences





- Introduction : Trends and Hot Topics in Nanoelectronics
- Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.
- Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification
- •Building new systems and their packaging with a 3D tool box at a wafer level.
- Conclusions



Source : Semico Research Corp. May 2004 IPI Report

© CEA 2006. Tous droits réservés





reported by Intergovernmental Panel Climate Change(IPCC) Source: TU Dresden



- Currently, 3 % of the world-wide energy is consumed by the ICT infrastructure
 - which causes about 2 % of the world-wide CO2 emissions
 - comparable to the world-wide CO2 emissions by airplanes or ¼ of the world-wide CO2 emissions by cars
- ICT: 10% of electrical energy in industrialized nations
 900 Bill.. kWh / year = Central and South Americas
- The transmitted data volume increases approximately by a factor of 10 every 5 years

For ICTs, keep in mind:

$$\mathbf{P} = \mathbf{P}_{stat} + \mathbf{P}_{dyn} \qquad \mathbf{P}_{stat} = \underbrace{\mathbf{V}_{dd} \mathbf{x} \mathbf{I}_{off}}_{Uote reproduction table out antibility and the control of the$$

Scaling: a success story...thanks to innovation CARNO Moore's law: 2Xdevices/year CEA LETI Convergence MINATEC **Portable** Digital 1,00E+10 Internet Camera **4G 2G 1G** Home 1 billion 512M 1.00E+09 ULK(11 lev met) PC nicroprocessors 256M dynamic memories (DRAM) Office 128M polymers Itanium 1.00E+08 64M +ALD (10 lev met) Number of transistors per chip **Pentium IV 10 millions** HiK +metal gate 1.00E+07 Pentium III Main Cu+H(M)SO(9 lev met) Pentium II Frame 1.00E+06 **VCR** Pentium Cu (7 lev met) 256k i486 Defense **FSG(6 lev met)** 100µm 64k i386 1,00E+05 damascene(5 lev met) Dimension 16k 80286 vias « plugs »,CMP(4 lev met) 8086 . 10µm 1.00E+04 STI, salicide C.T.V. 1k contacts « plugs »(3 lev met) 1.00E+03 4004 .1µm Critical 1,00E+02 polycide 1,00E+01 10 nm poly gate 1,00E+00

Date

1988

1993

1998

2003

1983

Electronic Device Architectures for the Nano-CMOS Era From Ultimate CMOS Scaling to Beyond CMOS Devices Editor: S.Deleonibus, Pan Stanford Publishing, Oct 2008

1968

1973

1978

1963

1958

© CEA 2006. Tous droits réservés

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

2008

2013

2018

Nomadic consumer and professional products: Institute Institute

t = CV/I

• High Performance (HP)

Connection to power network

- Low Operating Power (LOP)
 - Intermittent Nomadic Function
- Low Stand-by Power (LSTP) Pstat= VddxIoff
 - Permanent Nomadic Function

$$P_{dyn} = CV_{dd}^2 f$$
$$P_{tot} = P_{stat} + P_{dyn}$$

All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the







© CEA 2006. Tous droits réservés. Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA

11



Leti EUV (λ = 13.5nm)





from S.A. Campbell, *The Science and Engineering of Microelectronic Fabrication*, Oxford University Press 2001



Engineering Test Stand (VNL/EUV-LLC)

- 60% reflectivity for several hundreds of Si / Mo stacks w roughness precision < 3Å
- Placement of mirror and mask
- Photoresist

80-100 M\$ 100Wph !!

© CEA 2006. Tous droits réservés

System made of 13,000 electron beams working in parallel (MAPPER) (1)



Key numbers 22nm node:

	HVM	pre-alpha
#beams and data channels	13,000	110
Spotsize:	25 nm	35 nm
Beam current:	13 nA	0.3 nA
Datarate/channel	3.5 Gbs	20 MHz
Acceleration voltage	5 kV	5 kV
Nominal dose	$30 \ \mu C/cm^2 \ 30 \ \mu C/cm^2$	
Throughput @ nominal dose	10 wph	0.002 wph
Pixel size @ nominal dose	3.5nm	2.25 nm
Wafer movement	Scanning	Static

.

© CEA 2006. Tous droits réservés.

System made of 13,000 electron beams Working in parallel (MAPPER) (2)



© CEA 2006. Tous droits réservés.

Hot Topics: parasitic effects in MOSFET technology



Introduction of HiK and metal gate allows continued scaling and relaxes SiO2 gate leakage current related issues - Ig added to SCE, DIBL, subthreshold leakage(LETI IEDM 2002, Intel IEDM 2005)

- Statistical dopant variability
 - number of dopants in the active area decreases with scaling
 - random distribution of channel dopants

Poisson's law. Standard deviation:





- Introduction : Trends and Hot Topics in Nanoelectronics
- Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.
 - Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification
 - •Building new systems and their packaging with a 3D tool box at a wafer level.
 - Conclusions

ati 32nm Low Power FDSOI Undoped channels



C.Fenouillet Beranger et al., IEDM 2007, VLSI Symp 2010



V.Barral et al., IEDM2007

Record-high V_T matching performance

FDSOI Undoped channels vs.FinFET



O.Weber et al., IEDM 2008

CEA LETI

 $(\sigma_{vt}=\sigma_{AVt}/\sqrt{2}$ to compare measurements on pairs and on arrays of transistors in the literature)

Best trade-off between V_{T} variations and gate length scaling compared to bulk MOSFETs and FinFETs

dite sans l'autorisation écrite préalable du CEA



BOX = 10nm and VBB/ Ground Plane N and PMOS: VT modulation of ≤200mV

VT tuning by gate stack engineering

F.Andrieu et al., VLSI 2010 Honolulu O.Faynot et al., IEDM 2010 San Francisco, invited talk

VT adjust by charge injection in BOx



P.Nguyen et al, VLSI Tech 2011

© CEA 2006. Tous droits réservés.



CARNOT CEALETI MINATEC

Merits of FDSOI

Delay vs. Power x Delay

22% improvement/bulk (20nm) (TSi, TBOx) 9E-11 100 10 **RO F01** -D-TSOI (thick BOX=145nm) 8E-11 9 Bulk Required T_{Box} (nm) 7E-11 8 Required Tsol (nm) 6E-11 (c) 5E-11 **d** 4E-11 10 6 NanoWire -22% 5 3E-11 4 FDSO 2E-11 DIBL=100mV/V 3 1E-11 2 0 1E-17 0 2E-17 3E-17 6 8 11 16 20 Node (nm) P_{dyn}.T_p (W.s)

O.Faynot et al, IEDM 2010, invited talk L.Clavelier et al, IEDM 2010, invited talk

Reachable Scaling rules

© CEA 2006. Tous droits réservés

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

S.Deleonibus CEA-LETI June 2011





[©] CEA 2006. Tous droits réservés.





- -CV/I outperforms Planar in loaded environment
- -Improved voltage gain (8GHz) wrt Planar
- -Gate separation possible
- -Transport properties in small nanowires

LETI: Dupré et al. IEDM 2008, San Francisco(CA) Ernst et al., Invited talk IEDM 2008, San Francisco(CA) Bernard et al, VLSI Symposium 2008 Honolulu K.Tachi et al., IEDM 2010, San Francisco

n-MCEET 2.27m@iun [I___=164pAjung SS=63.3mMcV = 0.47VCET=195mm -16 -12 -08 -04 0.0 0.4 0.8 1.2 1.6Gate Voltage, V, (V) =1.2V Drain Current I_D (A/μm) V =50m l_=6.5mA/µm =z7nA/μm =0.5nA/µm 10⁻⁸ SS=68mV/dec SS=65mV/dec DIBL=15mV/V DIBL=7mV 10⁻¹⁰ V_=0.5V =-0.62 C.E.T.=1.8nm 10^{-12} -1.5 -0.5 0.5 0 -2 1.5 Gate Voltage V (V)

=00





First heterogeneous orientation in 3D Si sequential integration Enabled by use of wafer bonding by keeping low thermal budget

du CEA of CEA

Sequential 3D: Potential and Demonstrated Applications

High density logic applications



~ 1 node gain with same design rules for Front end levels

Highly miniaturized CMOS imagers pixels



3D memories

P. Coudrain et al, IEDM 08,

Heterogeneous integration



 Nanoelectronics & Photonics applications with
 Si-Ge Co-integration

□SRAM on top SOI logic, I/Os, analog on bottom bulk

P. Batude et al,VLSI09

SRAMs

□ FLASH



Y-H. Son et al, VLSI 07, Jung et al, IEDM 2006

P.Batude et al., IEDM 2009, Best Student Paper Award



Towards nanoscale devices



First demonstration of 3D sequential structure down to L_G 50 nm



œ

P.Batude et al, 2011 VLSI Tech Symp



The low temp. process (600°C) leads to a reduced EOT Explained by a reduction of interfacial oxide growth

P.Batude et al, 2011 VLSI Tech Symp

© CEA 2006. Tous droits réservés

Specific interest of low temperature process



P.Batude et al, 2011 VLSI Tech Symp

Improved insulating properties of low temperature stack

© CEA 2006. Tous droits réservés

3D-Xbar Memory stacked on Logic: towards NV Logic



Logic + Stacked NVM: High bandwith, Reduced Power consumption,... Reconfigurability



© CEA 2006. Tous droits réservés. ex: 32 nm node: > 1TB/T te rep fot ten of le ou pa tiell es que tiel es que tiel



Opportunities for other materials on Silicon





- Introduction : Trends and Hot Topics in Nanoelectronics
- Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.
- Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification
 - •Building new systems and their packaging with a 3D tool box at a wafer level.
 - Conclusions



NEMS scaling laws: is it worth?



- resolution increases
- sensitivity decreases (SBR,SNR) => arrays, actuation,...
 figures of merit pressure and vacuum quality dependent

	Parameter	Scaling rule	
$M_{\rm eff}$ (DD/20)	mass	<i>k</i> ³	$M_{eff} \propto l \cdot w \cdot t$
$\delta m = \frac{e_{JJ}}{Q} \cdot 10^{-(DR/20)}$	stiffness	k	$\kappa_{eff} \propto w \cdot \frac{t^3}{l^3}$
$DR \propto \sqrt{\frac{\sum S_{noise}}{P_{act}}} = \frac{1}{SNR}$ ML Roukes et. al. APL (2005)	resonant frequency	k^{-1}	$f_0 \propto \sqrt{rac{\kappa_{eff}}{M_{eff}}} \propto rac{t}{l^2}$
	mass responsivity	<i>k</i> ⁻⁴	$\Re = \frac{\partial f_0}{\partial M_{eff}} = -\frac{f_0}{2M_{eff}}$
	energy consumption	k^3 [rough estimate]	$E_P \approx \frac{1}{2} \kappa_{eff} \cdot x_{Max}^2$
<u>(E)</u>		Toute reproduction totale ou partielle sur quelque suppor All rights reserved. Any reproduction in whole or in part or	and $x_{Max} \propto t$

Nanowire used for mass detection



Capacitive actuation & detection



Capacitive actuation & piezo-resistive detection with nanowires $\delta m \approx 0.5 \ zg / \sqrt{Hz}$





Thermo-elastic actuation & piezo-resistive detection.



NEMS array



- leti
 - First 200 mm wafers with 3.5 millions NEMS

- Association Nanowire/Resonator ; Cantilever arrays

œ

LETI: T.Ernst et al., IEDM 2008, Invited talk L. Duraffourg et. al, APL 92, 174106 (2008) E Mille et al, Nanotechnology, 165504, (2010)

S.Deleonibus CEA-LETI June 2011

CMOS compatible



logic

high on/off



Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

S.Deleonibus CEA-LETI June 2011



- Introduction : Trends and Hot Topics in Nanoelectronics
- Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.
- Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification
- •Building new systems and their packaging with a 3D tool box at a wafer level.
 - Conclusions







Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

S.Deleonibus CEA-LETI June 2011



© CEA 2006. Tous droits réservés.



3D Roadmap: Overview of architectures



Conclusion :Nanoelectronics CMOS From Devices to Systems Perspectives

- Si CMOS: Nanoelectronics Base platform beyond ITRS
- Durable Low Power solutions:
 - health, environment, quality of life, energy, IST,...
- Low Power consumption: major challenge (sub 1V VDD CMOS).
 - => Device/ system architecture optimization: Thin Films Gate All Around nanowires, low slopes, layout, 3D
 - => Opportunities for new materials on Silicon

(Ge, revised low BG III-V, Carbon,...) to co-integrate from LSTP to HP.

 Heterogeneous 3D co-Integration on Si, Low Power: Monolithic/Sequential 3rd dimension in device. New active materials Reconfigurability with NVM ; NV Logic System On Wafer: 2 to 3D heterogeneity functions & chips

© CEA 2006. Tous droits réservés







Electronic Device Architectures Nano-CMOS Era

From Ultimate CMOS Scaling to Beyond CMOS Devices



Available at Amazon.com or any good bookstores.

Electronic Device Architectures for the Nano-CMOS EraFrom Ultimate CMOS Scaling to Beyond CMOS Devicesedited by Simon Deleonibus (CEA-LETI, France)ClothJuly 2008978-981-4241-28-1

★ Discusses the scaling limits of CMOS, the leverage brought by new materials, processes and device architectures (HiK and metal gate, SOI, GeOI, Multigate transistors, and others), the fundamental physical limits of switching based on electronic devices and new applications based on few electrons operation

 \bigstar Weighs the limits of copper interconnects against the challenges of implementation of optical interconnects

★ Reviews different memory architecture opportunities through the strong low-power requirement of mobile nomadic systems, due to the increasing role of these devices in future circuits

 \star Discusses new paths added to CMOS architectures based on single-electron transistors, molecular devices, carbon nanotubes, and spin electronic FETs



© CEA 2006. Tous droits réservés