

CMOS Nanoelectronics scaling and Technology Diversifications

S.Deleonibus,
Chief Scientist
CEA-LETI, MINATEC Campus,
17 rue des Martyrs , 38054 Grenoble Cedex 09 France.

Tel : 33 (0)4 38 78 59 73 ; Fax: 33 (0)4 38 78 51 83; email: sdeleonibus@cea.fr

Tokyo Institute of Technology
Yokohama, Japan, June 17, 2011




CEA – LETI organization




French Nuclear Agency

15,000 Employees
3 billion € Budget



3,200 Researchers



Leti * Grenoble

1,600 Researchers

Micro Nano
Technology &
integration in System

list * Saclay

Software oriented
system

liten * Grenoble

New technology for
Energy &
Nanomaterials




© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA


- A single mission :
**Create innovation
& transfer it to industry**



- A clear focus :
 - ▣ **μ-nanotechnologies, with critical mass in Si**
 - ▣ **Advanced devices for new applications**



LETI in a few numbers - 2010




200 and 300mm Si capabilities
8,000 m² clean rooms
Continuous operation

1 600 researchers
1 000 permanent LETI staff

300 M€ budget
> 73% from contract
~ 40 M€ CapEx

350 new patents in 2010
Portfolio > 1,500 patents
32 start-ups




© CEA 2006. Tous droits réservés.
 Toute réimpression ou utilisation non autorisée sans la permission écrite de CEA est formellement interdite. The reproduction of the information contained herein is prohibited without the prior written consent of CEA.



Since 2005: A complete set of research platforms...



CEA LETI (1600 CEA researchers)
collaborating
in MINATEC campus (3000 researchers)



interacting daily with R & D platforms worldwide
(ST Crolles, IBM Albany, ...)





Micro/nano-Technologies



Micro Nano Technologies



Sciences de base

Bio-Technologies

BioTechnologies

Basic research

Nouvelles Technologies pour l'Energie

New Energy Technologies



Budget : **1 Billion€**


with investment : **150 M€**

10 000 researchers

10 000 students

> 5 000 publications/year

> 500 patents/year



Toute reproduction tot...
All rights reserved. Any...

bits réservés.
éritable du CEA
consent de CEA




Outline



- **Introduction : Trends and Hot Topics in Nanoelectronics**
- **Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.**
- **Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification**
- **Building new systems and their packaging with a 3D tool box at a wafer level.**
- **Conclusions**

Semiconductor Market applications successive waves

Quality of life, Social, Environment, Health, Energy,
...associated to ICT



Source : Semico Research Corp. May 2004 IPI Report

Ecological Footprint of ICTs

reported by Intergovernmental Panel Climate Change(IPCC) *Source: TU Dresden*



- **Currently, 3 % of the world-wide energy is consumed by the ICT infrastructure**
 - which causes about 2 % of the world-wide CO2 emissions
 - comparable to the world-wide CO2 emissions by airplanes or ¼ of the world-wide CO2 emissions by cars
- **ICT: 10% of electrical energy in industrialized nations**
 - 900 Bill.. kWh / year = Central and South Americas
- **The transmitted data volume increases approximately by a factor of 10 every 5 years**

For ICTs, keep in mind:


$$P = P_{\text{stat}} + P_{\text{dyn}} \quad P_{\text{stat}} = V_{\text{dd}} \times I_{\text{off}} \quad \text{and} \quad P_{\text{dyn}} = C V_{\text{dd}}^2 f$$

droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Scaling: a success story...thanks to innovation

Moore's law: 2X devices/year



Electronic Device Architectures for the Nano-CMOS Era
 From Ultimate CMOS Scaling to Beyond CMOS Devices
 Editor: S.Deleonibus, Pan Stanford Publishing, Oct 2008


© CEA 2006. Tous droits réservés.
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Nomadic consumer and professional products: largest market share continuously increasing

Three major product families

(ITRS aware of CMOS scaling limits)

- High Performance (HP) $t=CV/I$
 - Connection to power network
- Low Operating Power (LOP)
 - Intermittent Nomadic Function
- Low Stand-by Power (LSTP) $P_{stat}= V_{dd} \times I_{off}$
 - Permanent Nomadic Function



$$P_{dyn} = CV_{dd}^2 f$$

$$P_{tot} = P_{stat} + P_{dyn}$$




Figure 9.24 An x-ray projection lithography system using x-ray mirrors and a reflective mask (after Zorpette, reprinted by permission, © 1992 IEEE).

from S.A. Campbell, *The Science and Engineering of Microelectronic Fabrication*, Oxford University Press 2001


- **60% reflectivity for several hundreds of Si / Mo stacks w roughness precision $< 3\text{\AA}$**
- **Placement of mirror and mask**
- **Photoresist**



Engineering Test Stand (VNL/EUV-LLC)

80-100 M\$
100Wph !!


System made of 13,000 electron beams working in parallel (MAPPER) (1)




Key numbers 22nm node:

	HVM	pre-alpha
#beams and data channels	13,000	110
Spotsize:	25 nm	35 nm
Beam current:	13 nA	0.3 nA
Datarate/channel	3.5 Gbs	20 MHz
Acceleration voltage	5 kV	5 kV
Nominal dose	30 $\mu\text{C}/\text{cm}^2$	30 $\mu\text{C}/\text{cm}^2$
Throughput @ nominal dose	10 wph	0.002 wph
Pixel size @ nominal dose	3.5nm	2.25 nm
Wafer movement	Scanning	Static

System made of 13,000 electron beams working in parallel (MAPPER) (2)



MAPPER single column tool. Upgrade to 13,000 beam for 10WPH



Cluster 100WPH


Interface to track

Introduction of HiK and metal gate allows continued scaling and relaxes SiO₂ gate leakage current related issues - I_g added to SCE, DIBL, subthreshold leakage (LETI IEDM 2002, Intel IEDM 2005)

- Statistical dopant variability
 - number of dopants in the active area decreases with scaling
 - random distribution of channel dopants

Poisson's law. Standard deviation:

$$\sigma_{doping} = \left(\frac{N}{Volume} \right)^{1/2}$$




Statistical fluctuations of threshold voltage: 150 mV decay for V_T=200mV(L_g=25nm) !!

Major interest for Low Doped channels

Outline

- **Introduction : Trends and Hot Topics in Nanoelectronics**
- ➔ • **Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.**
- **Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification**
- **Building new systems and their packaging with a 3D tool box at a wafer level.**
- **Conclusions**


6T SRAM 300mm wafers



$0.248\mu\text{m}^2$ SNM (1.2V)=140mV



$0.179\mu\text{m}^2$ SNM (1.2V)=230mV

VDD=1V Ioff=6pA/ μm



Range = $\pm 4 \text{ \AA}$!

XUT $\pm 5 \text{ \AA}$ - SOI thickness deviation




C.Fenouillet Beranger et al., IEDM 2007, VLSI Symp 2010

V.Barral et al., IEDM2007


Record-high V_T matching performance

FDSOI Undoped channels vs. FinFET



O. Weber et al., IEDM 2008

($\sigma_{V_t} = \sigma_{\Delta V_t} / \sqrt{2}$ to compare measurements on pairs and on arrays of transistors in the literature)





$$\sigma_{V_t} = \frac{A_{V_t}}{\sqrt{WL}}$$

Best trade-off between V_T variations and gate length scaling compared to bulk MOSFETs and FinFETs

Multi VT solutions for SOC design

UTBOX + Back bias ; Gate stack engineering








BOX = 10nm and VBB/ Ground Plane
 N and PMOS: VT modulation of $\leq 200\text{mV}$

VT tuning by gate stack engineering

F.Andrieu et al., VLSI 2010 Honolulu

O.Faynot et al., IEDM 2010 San Francisco, invited talk


VT adjust by charge injection in BOx




P.Nguyen et al, VLSI Tech 2011

Merits of FDSOI

Delay vs. Power x Delay
22% improvement/bulk (20nm)




Reachable Scaling rules
(TSi, TBOX)




O.Faynot et al, IEDM 2010, invited talk

L.Clavelier et al, IEDM 2010, invited talk




Bulk or thick SOI




ThinSOI



Planar




Jahan et al.
VLSI2005




Barral et al.
IEDM2007


Andrieu et al
VLSI2006



Double-gate
Planar or Finfet



Vinet et al.
EDL 2005




Thin Films Devices

Relaxing optimization
scaling rule
by architecture

$T_{Si} = \frac{1}{2} L_g$

$T_{Si} = 1 \text{ to } 2 L_g$

Trigate/
nanowire





Bernard et al
VLSI 2008

Dupré et al.
IEDM 2008

Ernst et al.
IEDM 2008

© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quel
document est interdite sans l'autorisation écrite préalable du CEA
document herein is prohibited without the prior written consent of CEA


Device fabrication



S/D implantation
Spacer formation
Activation anneal
Salicidation



Standard
Back-End
of-Line
Processes

Top view of our device



Tunable width

Design flexibility to tune the conductance



See for details:

T. Ernst et al, IEDM'06,'08 SSDM'07, ICIDT'08


E. Bernard et al. VLSI'08, ESSDER'07

C. Dupré et al, IEEE SOI Conference 07

Stacked Multichannels and MultiNanowires

« Top-Down » approach



Co-processed architectures with HfO₂ TiN Poly Si gate stack



LETI top down approach for Low Power and High performance

- CV/I outperforms Planar in loaded environment
- Improved voltage gain (8GHz) wrt Planar
- Gate separation possible
- Transport properties in small nanowires






LETI: Dupré et al. IEDM 2008, San Francisco(CA)
 Ernst et al., Invited talk IEDM 2008, San Francisco(CA)
 Bernard et al, VLSI Symposium 2008 Honolulu
 K.Tachi et al., IEDM 2010, San Francisco



© CEA 2006. Tous droits réservés.
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Pervasion of Nanowire technology

Mass detection




3D NAND Flash Memories

Chemical sensing

T.Ernst et al., IEDM 2008


Hubert et al., IEDM 2009

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du
All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted, in whole or in part on any medium or use of the



3D sequential process

Co-Integrating Heterogeneous orientation or materials



-4T SRAM


- cold end process(bonding).

Opportunities for other SC(Ge,III-V,...)

- improved layout (40% area SRAM cell)

-dynamically controlled VT:


improved RNM and SNM P.Batude et al., Best student Paper Award, IEDM 2009



**First heterogeneous orientation in 3D Si sequential integration
Enabled by use of wafer bonding by keeping low thermal budget**


Sequential 3D: Potential and Demonstrated Applications

High density logic applications




~ 1 node gain with same design rules for Front end levels

Highly miniaturized CMOS imagers pixels



P. Coudrain et al, IEDM 08,

Heterogeneous integration



□ Nanoelectronics & Photonics applications with Si-Ge Co-integration


□ SRAM on top SOI logic, I/Os, analog on bottom bulk

P. Batude et al, VLSI09 □...


P. Batude et al., IEDM 2009, Best Student Paper Award

3D memories

□ SRAMs




□ FLASH





Y-H. Son et al, VLSI 07, Jung et al, IEDM 2006

Towards nanoscale devices




**First demonstration of 3D sequential structure
down to L_G 50 nm**

Specific interest of low temperature process





**The low temp. process (600 °C) leads to a reduced EOT
Explained by a reduction of interfacial oxide growth**

Specific interest of low temperature process



Improved insulating properties of low temperature stack

3D-Xbar Memory stacked on Logic: towards NV Logic



Resistive switches

Toshiba, Stanford Univ.: K.Abe et al, ICICDT 2008

*proven in 2D with
Magnetic Tunnel Junctions,*


FeRAM Tohoku Univ., Hitachi:

*S.Matsunaga et al., Appl.Phys. Express(2008);
ROHM*

Logic + Stacked NVM:
High bandwidth,
Reduced Power consumption,...
Reconfigurability
ex: 32 nm node : > 1TB/s per 1mm²

Advanced Devices and Systems

Future Vision



Material	μ_n ($\text{cm}^2\text{V}^{-1}\text{s}^{-1}$)	μ_p ($\text{cm}^2\text{V}^{-1}\text{s}^{-1}$)	s_{th} (W/m/K)	Rel. K	E_g (eV)	v_{sat} (10^7cm/s)	$ni(\text{cm}^{-3})$ ($m^*e m^*h/m^2 T^{3/2} \exp(-E_g/2kT)$)
Si Well established high quality material (>40yrs experience) Oxidizable !	1400	500	141	11.9	1.12	0,86	2×10^{10}
Ge Silicon compatible Available in all fabs GaAs lattice constant matching	3900	1900	59.9	16	0.66	0,60	2×10^{13}
GaAs Opto/Power RF applications Ge compatible HP N channel	8500	400	55	12.9	1.42	0.72	2.1×10^6
InGa _{0.47} As _{0.53} HP N channel	12 000	300	5	13.9	0.74	0.6	6×10^{11}
InSb Highest μ_n but Worst μ_n/μ_p !!	77000	850	1.8	16.9	0.17	5.0 @77K	2×10^{16}
C-Diamond sp3 Passive layer combine w BOx (thermal shunt)	2200	1800	2000	5.7	5.47	2,7	10^{-27}
Graphene (CNT) sp2 Most compact logic, Interconnect	10^4-10^5	10^4-10^5	1000	5.7	Semi-metal	4	$1 \times 10^{12} \text{cm}^{-2}$ (1×10^{15})

BTBT
TFET/vW

Poor short channel
effect immunity

High short channel
effect immunity


Highest σ_{th}

Outline

- **Introduction : Trends and Hot Topics in Nanoelectronics**
- **Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.**
- ➔ • **Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification**
- **Building new systems and their packaging with a 3D tool box at a wafer level.**
- **Conclusions**

« More, More than, Beyond Moore »

Tomorrow's top added value markets



High growth with 'More than Moore' technologies:
they require **expertise** in all technical domains and in-
depth knowledge of the targeted markets **ITRS 2009**

NEMS scaling laws: is it worth?

- resolution increases
- sensitivity decreases (SBR,SNR) => arrays, actuation,...
- figures of merit pressure and vacuum quality dependent

$$\delta m = \frac{M_{eff}}{Q} \cdot 10^{-(DR/20)}$$

$$DR \propto \sqrt{\frac{\sum S_{noise}}{P_{act}}} = \frac{1}{SNR}$$

ML Roukes et. al. APL (2005)

Parameter	Scaling rule
mass	k^3
stiffness	k
resonant frequency	k^{-1}
mass responsivity	k^{-4}
energy consumption	k^3 [rough estimate]

$$M_{eff} \propto l \cdot w \cdot t$$

$$K_{eff} \propto w \cdot \frac{t^3}{l^3}$$

$$f_0 \propto \sqrt{\frac{K_{eff}}{M_{eff}}} \propto \frac{t}{l^2}$$


$$\mathfrak{R} = \frac{\partial f_0}{\partial M_{eff}} = -\frac{f_0}{2M_{eff}}$$

$$E_p \approx \frac{1}{2} K_{eff} \cdot x_{Max}^2$$


and $x_{Max} \propto t$

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document sans l'autorisation écrite de CEA-LETI est formellement interdite. All rights reserved. Any reproduction in whole or in part of any medium or use of the information contained herein is prohibited without the prior written consent of CEA-LETI.

Nanowire used for mass detection





Capacitive actuation & detection




Capacitive actuation & piezo-resistive detection with nanowires


$$\delta n \approx 0.5 \text{ zg} / \sqrt{\text{Hz}}$$



Thermo-elastic actuation & piezo-resistive detection.



NEMS array





- First 200 mm wafers with 3.5 millions NEMS
- Association Nanowire/Resonator ; Cantilever arrays

CMOS compatible

LETI: T.Ernst et al., IEDM 2008, Invited talk
L. Duraffourg et. al, APL 92, 174106 (2008)
E Mille et al, Nanotechnology, 165504, (2010)

© CEA 2006. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA.
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

NEMS switch




from D. Tsamados et al. *Solid-State Elec.* 52 1374 (2008)

"high" speed



rf




from AB. Kaul et al., *Nano Letters* 6(5) 942-947 (2006)

bistable



memory




from Q.Li et al., *IEEE Nano* 6(2) 256-262 (2007)


Outline

- **Introduction : Trends and Hot Topics in Nanoelectronics**
- **Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.**
- **Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification**
- ➔ • **Building new systems and their packaging with a 3D tool box at a wafer level.**
- **Conclusions**


System On Wafer.




Wafer level packaged MEMS




80 μm diameter TSV
imagers packaging



Oxide/Oxide bonding



1 μm diameter
High AR TSV stacked ICs



Copper/Copper bonding

Via belt technology
MEMS + IC stack
Ultra flat 3D
Chip stacking (TSV)
Active Silicon interposer

On Silicon

count

level

3D Integration: from imagers to advanced 3D ICs

2001




with
TSV

2008



VGA cameras (300kpixels)



Image-on-Board




Mixed Signal
Digital/Analog





3D-IC

Memory, Processors, Imagers
with high density TSV, NEMS...

Thinned wafer
(~100 µm)



Die to Die Copper pillars



Via Last TSV
(Aspect Ratio 2-3)





Die to substrate
copper pillars

Active Silicon interposer




3D high
density

Digital on Analog: the first 3D demo



CMOS 45nm, 25 mm²

- TSV for top and bottom chips access
- Daisy chains & delay chains with F2F, TSV and RDL paths
- Voltage regulator driving a 45nm IP
- Mechanical stress sensors
- Thermal sensors
- IO boundary-scan





Active interposer,
CMOS 0.13μm 32mm²

- 1056 inter-chip connections
- 588 TSV's
- 482 bumps
- In BGA 864 lead free balls, 1.0 mm pitch

- Techno partitioning
- Best IP in best techno node
- Performance & Time to market
- Better scalability

Analog



By courtesy: D43D Workshop - 3D Integration program
– P. Ancey Lausanne – 2010, May 27th-28th

Application Drivers

Great focus on packaging & integration

**MOBILE
WIRELESS**

CONSUMER

HEALTH

**COMPUTING
& STORAGE**

AUTOMOTIVE

Form Factor



Ultra small TV Tuner , Sharp



Computer control using thoughts



Quad Core Intel



Cost



Full tranciever on Chip, Antenna+RF+ Baseband, Leti



128 GB SSD, Toshiba




Performance



Nokia N82, 5Mpixel Video capture, coding, transmission




One Chip SetTopBox (STM)




Intel's Teraflop Chip



3D Roadmap: Overview of architectures



Cross talks:
-delay, matching,
-power dissipation
(global temp. increase,
hot spots, reliability, ...)



Conclusion :Nanoelectronics CMOS from Devices to Systems Perspectives

- **Si CMOS: Nanoelectronics Base platform beyond ITRS**
- **Durable Low Power solutions:**
health, environment, quality of life, energy, IST,...
- **Low Power consumption: major challenge (sub 1V VDD CMOS).**
=> **Device/ system architecture optimization:**
Thin Films Gate All Around nanowires, low slopes,layout, 3D
=> **Opportunities for new materials on Silicon**
(Ge, revised low BG III-V, Carbon,...) to co-integrate from LSTP to HP.
- **Heterogeneous 3D co-Integration on Si, Low Power:**
Monolithic/Sequential 3rd dimension in device. New active materials
Reconfigurability with NVM ; NV Logic
System On Wafer: 2 to 3D heterogeneity functions & chips

MINATEC • GRENOBLE • FRANCE

13th

Annual Review

June
27th
28th
2011

leti

Innovation for industry

Space

Biology & Healthcare

Wireless & Smart Devices


Photonics & Multimedia

Security

Energy & Environment

Electronic Device Architectures for the **Nano-CMOS Era**

From Ultimate CMOS Scaling
to Beyond CMOS Devices



Simon Deleonibus
Editor



Electronic Device Architectures for the Nano-CMOS Era

From Ultimate CMOS Scaling to Beyond CMOS Devices

edited by **Simon Deleonibus** (CEA-LETI, France)

Cloth

July 2008

978-981-4241-28-1

- ★ Discusses the scaling limits of CMOS, the leverage brought by new materials, processes and device architectures (HiK and metal gate, SOI, GeOI, Multigate transistors, and others), the fundamental physical limits of switching based on electronic devices and new applications based on few electrons operation
- ★ Weighs the limits of copper interconnects against the challenges of implementation of optical interconnects
- ★ Reviews different memory architecture opportunities through the strong low-power requirement of mobile nomadic systems, due to the increasing role of these devices in future circuits
- ★ Discusses new paths added to CMOS architectures based on single-electron transistors, molecular devices, carbon nanotubes, and spin electronic FETs



PAN STANFORD PUBLISHING

www.panstanford.com

Available at Amazon.com or
any good bookstores.