#### 219th ECS Meeting

### **Resistive switching behaviors of ReRAM** having W/CeO<sub>2</sub>/Si/TiN structure

C. Dou, K. Mukai, K. Kakushima, P. Ahmet, K. Tsutsui, A. Nishiyama, N. Sugii, K. Natori, T. Hattori, and H. Iwai

<sup>1</sup>Frontier Research Center, Tokyo Institute of Technology <sup>2</sup>Interdisciplinary Graduate School of Science and Engineering



#### Introduction of Resistive RAM (ReRAM)

Resistive switching behaviors & conductive filament model



- Advantages of ReRAM
  - Non-volatility
    Low consumption
    High speed

*Example: Pt/TiO*<sub>2</sub>/*Pt* [1]

Simple MIM structure
 Compatibility with CMOS process
 Great potential of scaling

#### ReRAM is a promising candidate for the next generation non-volatile memory

#### Challenges faced by ReRAM

Elimination of electrical forming process with high voltage



Forming process:

- 1) Increase external circuit complexity
- 2) Degrade stability of the device

Resistive switching of Cu/ZrO<sub>2</sub>/Pt ReRAM device<sup>2</sup>

#### Reported proposals for eliminating forming process

→ Introduction of vacancies/traps into materials (doping<sup>3</sup> or nonstoichiometric materials<sup>4</sup>)



CFs can forms easily Suffer from

tunneling current



ReRAM still calls for new materials technology for eliminating forming process

#### Purpose of this study

1. Instead of fundamental change of material properties, modulate forming process by interface engineering



2. By modeling resistive switching behaviors (reset process) of the device, provide a guideline for controlling operation parameter.

#### Part I: Modulation of forming process of CeO<sub>2</sub> ReRAM by incoporating Si buffer layer

- 1. Device structure and fabrication
- 2. Resistive switching properties
- 3. The effect of Si buffer layer
- 4. Proposed model for Si buffer layer

#### Device structure and fabrication



#### Typical resistive switching behavior of the device



I-V characteristics of W/CeO<sub>2</sub>/Si/TiN under sweeping voltage

W/CeO<sub>2</sub>/Si/TiN shows bipolar resistive switching behaviors without requiring a high forming voltage



The device with Si buffer layer can finish forming process at lower voltage, and thus work under lower C.C.

#### The effect of Si buffer layer (2)



The device with the Si layer shows larger memory window, better endurance characteristic and also has been better protected from hard breakdown.



By formation of Ce-silicate, the Si buffer layer induces additional oxygen vacancies into the CeO<sub>2</sub> film, which help CFs form more easily

#### Summary of the effect of Si buffer layer



Formation weaker filament easily to fracture

#### Part II: Modeling resistive switching behaviors of the device (reset process)

- 1. Influence of Vstop on resistive switching of the device
- 2. Modeling the reset process

#### The motivation for modeling reset process



Typical resistive switching of W/CeO<sub>2</sub>/Si/TiN



The device shows a gradual reset process that depends on  $V_{stop}$ , which is still lack of in-depth understanding. <sup>13</sup>

Vstop dependent resistive switching of W/CeO<sub>2</sub>/Si/TiN



|Vstop| (V)

14

- 1. Larger  $V_{stop}$  can reset the device to higher HRS. However, performance instability also increases.
- 2. The device has the potential of multi-level storage by controlling  $V_{stop}$ .

#### Modeling the ratio of ruptured filaments on reset process

Parallel resistors model for ReRAM devices based on multiple CFs mechanism



g<sub>0:</sub> the conductance of the CeO<sub>2</sub> thin film before resistive switching

 $g_1$ : the conductance of the each filament.

**g**<sub>0:</sub> << **g**<sub>1</sub>

Conductance of ON state:

$$G_{ON} = g_0 + N \times g_1 \approx N \times g_1$$

Number of filaments ruptured at certain  $V_{stop}$ :  $n(V_{stop})$ 

Conductance of OFF state  $G_{OFF} = g_0 + (N - n(V_{stop})) \times g1$  $\approx (N - n(V_{stop})) \times g1$ 

The ratio of ruptured filaments in reset process:

$$n(V_{stop})/N = 1 - G_{OFF}/G_{ON}$$

#### Ratio of ruptured CFs on reset process:



Vstop  $\uparrow \rightarrow$  Enlarging window

Vstop  $\downarrow \rightarrow$  Decrease power consumption & increase device stability

> The device performance can be further optimized by controlling Vstop

- 1. Once the reset process begins, most part of filaments facture rapidly in a short range of voltage.
- 2. Providing a guideline for maximum of device performance by controlling  $V_{stop}$ .

### Summary

- Successful improvement of performance CeO<sub>2</sub> ReRAM by incorporating a Si buffer layer at bottom interface. (forming voltage, window, endurance and power consumption)
- 2. The effect of the Si buffer layer is attributed to the formation of silicate, which serves as a source of oxygen vacancies.

3.  $V_{stop}$  dependent reset process of the device is investigated, and a guideline for  $V_{stop}$  control is provided.

#### Reference

- 1. R. Waser and M. Aonom, Nature Materials. 6, 833 (2007)
- 2. Q. liu, et, al. , 2009. ESSDERC
- 3. Q. Liu, W.Guan, S.Long, R.Jia, and M.Liu, Appl. Phys. Lett. 92, 012117 (2008)
- 4. X. Sun, B. Sun, L. Liu, N. Xu, X. Liu, R. Han, J. Kang, G. Xiong and T, P. Ma, IEEE Electron Device Lett. **30**, 4 (2009)
- 5. F. Esch, et. al, Science, 309, 752-755 (2005)
- 6. K.Shubhakar, et. al, APL, 98, 072902 (2011)
- 7. N. Xun, et. al, APPLIED PHYSICS LETTERS 92, 232112 2008
- 8. L. Goux, et. al, APPLIED PHYSICS LETTERS 97, 243509 2010

## Thank you very much! Welcome for comments and questions

## Back up materials

#### The range of Vstop for effective reset process



The maximum of |Vstop| is limited by breakdown while the minimum possibly comes from activity energy of oxygen ion.

#### Thickness effect of the Si buffer layer







W

50nm

**Endurance and Retention characteristics** 

HRS and LRS has a ratio (window) of 30 even after 60 times cycling
 The ration doesn't degrade after 5hrs.

#### Size dependence effect in resistive switching



- 1. Weaker dependence on size of LRS matches filament mechanism
- 2. Potential for further scaling



I-V curve of set process in linear scale

Adjustment of device performance by control of Vstop





- 1. Mars and van Krevelen (MvK) mechanism: When an adsorbate is oxidized at the surface, the oxidant is often a surface lattice oxygen atom, thus creating a surface oxygen vacancy. \*
- 2. Surface oxygen vacancies of ceria may tend to rearrange to chain configuration at high temperature.\*
- 3. More defects generate at HK/silicon interface. \*\*
- \* F. Esch, et. al, Science, **309**, 752-755 (2005)
- \*\* D.S. Ang, et, al, Appl. Phys. Lett. 92, 192904 (2008)





#### Yu-Yu Lin, et.al IEDM 2010



FIG. 1. (Color online) (a) Cross-sectional TEM micrograph of  $\sim 4$  nm CeO<sub>2</sub>/Ce-silicate/Si structure. (b) STM topography (at +3 V, 30 pA) and (c) corresponding CITS image at +3.5 V, indicating the grain boundary contours. (d) *I-V* characteristics at grain and GB locations. More gate leakage current is observed at GB locations (GB1–GB4) compared to that of grain (G) locations (G1–G4).

# K.Shubhakar, et. al, APL, 98, 072902 (2011)