


Effects of surface treatment on electric properties of W/high-*k*/In_{0.53}Ga_{0.47}As capacitors

D. Zade¹, T. Kanda¹, T. Hosoi¹, K. Kakushima², P. Ahmet¹, K. Tsutsui², A. Nishiyama², N. Sugii², K. Natori¹, T. Hattori¹, H. Iwai¹
Tokyo Tech. FRC¹, Tokyo Tech. IGSSE²

Background

Limits of Si



Points of Improvement:

- 1 Switching speed
- 2 Density
- 3 Power

22nm node and below


Parasitic charge interference with channel charge

Gate delay increases
 $C_{ox} \cdot V_{CC} / I_{ON}$

Si replacements are considered for 15nm node and beyond

Increasing carrier mobility can increase the drive current at low bias voltage to reduce the gate delay

High Mobility Material




Parameter	Units	Material				
		Si	GaAs	In _{0.53} Ga _{0.47} As	InAs	InSb
μ_e at $n_e = 1E12 \text{ cm}^{-3}$	$\text{cm}^2/\text{V}\cdot\text{s}$	300	7,000	10,000	15,000	30,000
bulk μ_e	$\text{cm}^2/\text{V}\cdot\text{s}$	450	400	200	460	1,250
E_g	eV	1.11	1.43	0.7	0.36	0.17

Carrier transport
Low electron effective mass
Off current
Relatively large Band-gap

Potentially faster and less power consuming

Adopting high-*k* to III-V



Al₂O₃ suitable but needs to be replaced with high-*k* to allow for scaling

high-*k* gate stack requirements

- Sufficient band offset with semiconductor conduction band
- Thermal stability
- Low interface trap density

capacitance at negative biases

Interface trap response is the main reason



High C_{dep}

Inefficient fermi level bending around mid-gap

Accumulation and flatband Frequency Dispersion

Thermally activated trapping (both conduction band and mid-gap fast traps)

Experimental Method




Results and discussion

Surface chemical treatment


1-Concentrated HF treatment

Native oxide removal






2-(NH₄)₂S treatment

S-terminate Prevent re-oxidation




3-HMDS vapor coating

Mono-layer Si coating



Mono-layer Si insertion results in native oxide & frequency dispersion reduction

Surface thermal treatment



By depositing the interface at high temperature, D_{it} is monotonically decreased along the InGaAs bandgap

Purpose

Optimizing high-*k*/In_{0.53}Ga_{0.47}As interface for improved electrical properties

Surface treatment prior to high-*k* deposition → Monolayer Si coating

Deposition and annealing condition investigation → Depo/pre-depo heating

Conclusion

III-V Semiconductor strong candidate for high performance devices

- high electron mobility (injection velocity)
- low power dissipation

Careful surface treatment can significantly improve CV characteristics of the high-*k*/InGaAs capacitors.

Further investigation to systematically diagnose the mechanism of interface state suppression by surface treatment methods is needed.