







# Observation of Tunneling FET operation in MOSFET with NiSi/Si Schottky source/channel interface


Tokyo Tech. FRC<sup>1</sup>, Tokyo Tech. IGSS<sup>2</sup> Y. Wu<sup>1</sup>, N. Shigemori<sup>1</sup>, S. Sato<sup>1</sup>, K. Kakushima<sup>2</sup>, P. Ahmet<sup>1</sup>, K. Tsutsui<sup>2</sup>, A. Nishiyama<sup>2</sup>, N. Sugii<sup>2</sup>, K. Natori<sup>1</sup>, T. Hattori<sup>1</sup>, H. Iwai<sup>1</sup>




Scale ( $t_{ox}$ , L, W)	V, I, Delay	Power
1/K	1/K	1/K <sup>2</sup>






Subthreshold slope 60 [mV/dec] (@RT)  
 · UTSOI & high-k Technology  
 · GAA, Nanowire architecture  
 · new process or new principle




Tunneling Current  
 silicide Source channel Drain silicide  
 ✓ Lowering parasitic resistance  
 Larger ON Current  
 ✓ Can modulate Schottky Barrier  
 Device design is flexible  
 ✓ Metal/Si Source/Drain contact  
 Smaller short channel effect




- p-SOI Active area patterning
- Gate oxide growth
- a-Si deposition
- Gate Etching1 (Drain)
- P+Area formation ion-implantation
- Gate Etching2 (Source)
- NiSi formation Ni sputtering annealing
- Formation of Al electrode




Good p-type transistor operation confirmed



ON current depended on temperature  
 Thermal emission current was suppressed at low temperature (< ~ 100K)



Subthreshold slope independence on temperature at < 150K  
 majority conduction mechanism is tunneling



Expression of schottky barrier tunneling current:

$$J = J_0 \exp \left[ -\frac{4\sqrt{2m^*} (q\phi_B)^{3/2}}{3qhE_s} \right]$$

- Decrease of
- $\phi_B$  : Schottky barrier heights (by silicide selection, impurity interface segregation)
  - $m^*$  : effective mass ( by strain, use other substrate types)
- Increase of
- $E_s$  : electrical field at source edge ( by larger dopant concentration)

Schottky barrier p-type transistor with NiSi source having appreciable encroachment under the gate region was successfully fabricated.  
 Tunneling component was confirmed through Low temperature operation of the transistor characteristics at around 150K.  
 Increase in On tunnel current is pursued through Schottky barrier modification,  $m^*$  decrease or electric field increase at source edge region.