Characterization of carrier transport in vertically-stacked Si nanowire FETs

K. Tachi¹, K. Kakushima¹, H. Iwai¹, S. Cristoloveanu², T. Ernst³ ¹Tokyo Institute of Technology, ²Grenoble Institute of Technology, ³CEA-Leti

Acknowledgement: This work was performed as part of the IBM - STMicroelectronics - CEA-LETI Development Alliance.



Vertically-stacked SNWTs can achieve low leakage current and high integration density. However, the SiGe plasma etching to form the stacked channel causes the mobility degradation. Additional surface treatments are needed to cure the damaged Si surface.