

# Characterization of carrier transport in vertically-stacked Si nanowire FETs

K. Tachi<sup>1</sup>, K. Kakushima<sup>1</sup>, H. Iwai<sup>1</sup>, S. Cristoloveanu<sup>2</sup>, T. Ernst<sup>3</sup>  
<sup>1</sup>Tokyo Institute of Technology, <sup>2</sup>Grenoble Institute of Technology, <sup>3</sup>CEA-Leti


Acknowledgement: This work was performed as part of the IBM - STMicroelectronics – CEA-LETI Development Alliance.

## Motivation

Performance of CMOS circuits

- |                       |                           |
|-----------------------|---------------------------|
| Circuit parameters    | Device parameters         |
| ■ Power dissipation   | → ■ Leakage current       |
| ■ Integration density | → ■ Device area           |
| ■ Switching speed     | → ■ Drive current density |

Conventional planer MOSFET




Gate-all-around



- ✓ Gate electrostatic control
- ✓ Short channel effect immunity

Vertically-stacked Si nanowire MOSFET



Nanowire channel



Carrier transport properties have been remained unclear...

Stacked channel





- ✓ Small device area
- ✓ High integration density

## Purpose

To understand carrier transport properties in vertically-stacked Silicon Nanowire Transistors (SNWTs)


## Device fabrication

1. Si/SiGe superlattice selective epitaxy
2. Hard mask SiN deposition
3. Anisotropic etching of Si/SiGe layers
4. Isotropic etching of SiGe
5. Gate stack deposition
6. Gate patterning
7. Implantation
8. Nitride spacers




## Results

Basic characteristics





	NMOS	PMOS
NW cross-section	3-level-stacking	
NW dimensions	15 nm x 15 nm	
L <sub>eff</sub> [nm]	32	42
EOT [nm]	1.7	1.7
V <sub>DD</sub> [V]	1	1
I <sub>ON</sub> /W <sub>eff</sub>	840 μA/μm	540 μA/μm
I <sub>ON</sub> /W <sub>Top</sub>	7.2 mA/μm	4.7 mA/μm
I <sub>ON</sub> /I <sub>OFF</sub>	~2x10 <sup>5</sup>	~6x10 <sup>3</sup>
DIBL [mV/V]	32	63
SS [mV/dec]	64	73

I<sub>ON</sub>: V<sub>D</sub>=1V, V<sub>G</sub>-V<sub>T</sub>=0.7V  
 I<sub>OFF</sub>: V<sub>D</sub>=1V, V<sub>G</sub>-V<sub>T</sub>=-0.3V  
 Large effective surface for given layout




W<sub>eff</sub> ~ 8.5 x W<sub>Top</sub>  
 Excellent electrostatic control  
 High on-current density

Mobility in nanowires




Mobility is strongly limited by surface roughness.

Impact on SiGe plasma etching



SiGe plasma etching causes surface degradation.

Effect of H<sub>2</sub> annealing



Surface roughness can be improved, while coulomb scattering increases.

## Conclusion

Vertically-stacked SNWTs can achieve low leakage current and high integration density. However, the SiGe plasma etching to form the stacked channel causes the mobility degradation. Additional surface treatments are needed to cure the damaged Si surface.

References K. Tachi *et al.*, *IEDM 2009*, pp. 313-316  
 K. Tachi *et al.*, *IEDM 2010*, pp. 784-787

Contact: k.tachi@iwailab.ep.titech.ac.jp