

# Feasibility study of Ce oxide for resistive RAM application

C. Dou<sup>1</sup>, K. Mukai<sup>1</sup>, K. Kakushima<sup>2</sup>, P. Ahmet<sup>1</sup>, K. Tsutsui<sup>2</sup>, A. Nishiyama<sup>2</sup>, N. Sugii<sup>2</sup>,  
K. Natori<sup>1</sup>, T. Hattori<sup>1</sup>, H. Iwai<sup>1</sup>  
Tokyo Tech. FRC<sup>1</sup>, Tokyo Tech. IGSSE<sup>2</sup>

## Background and Motivation

**RRAM: Resistance Switching Random Access Memory**

- nonvolatile
- High speed
- Compatibility with CMOS
- Simple MIM structure
- Low consumption
- Great potential of scaling

Promising candidate for next-generation memory

**CeO<sub>2</sub>: potential for high-performance RRAM device**

- Changeable valence number (Ce<sup>3+</sup> and Ce<sup>4+</sup>)
- Fluorite structure  $\Rightarrow$  high conductivity of oxygen ions [1]
- Reactivity with Si to form amorphous Ce-silicate [2]

High performance RRAM based on Cerium oxide and Si buffer layer

## 1 Model for switching mechanism

4

Formation of oxygen vacancies:  
 $2\text{CeO}_2 \xrightarrow{-2e^-} \text{Ce}_2\text{O}_3 + \frac{1}{2}\text{O}_2 + \text{Vo}^\bullet$

oxygen vacancies drift under electric field

elimination of oxygen vacancies:  
 $\text{Ce}_2\text{O}_3 + \frac{1}{2}\text{O}_2 + \text{Vo}^\bullet \xrightarrow{+2e^-} 2\text{CeO}_2$

on state      off state

## Device design

2

**n-Si wafer (0.02  $\times$  W cm)**

- Cleaning (SPM + DHF)
- Growth of SiO<sub>2</sub> insulator (thermal oxidation)
- Patterning contact window
- Deposition of TiN bottom electrode (RF sputter)
- Deposition of Si buffer layer (RF sputter)
- Deposition of CeO<sub>2</sub> switching layer (electron beam)
- Deposition of W top electrode (RF sputter)
- Electrode patterning process
- Evaporation of Al back contact

Materials and structure are suitable for practical application

## 2 Results of W/CeO<sub>2</sub>/Si/TiN structure

5

By inserting Si buffer layer:

- Forming process can be finished at lower voltage, results in protect devices from break down
- A stable window (AVG=18) in 50times switching is achieved

## Results of W/CeO<sub>2</sub>/TiN structure

3

For resistance change of W/CeO<sub>2</sub>/TiN:

- Forming process is necessary
- Bipolar switching behaviors
- As electrode areas scales, window gets large
- Endurance characteristics is bad

## 3 Modeling of Reset process

6

It is possible to decrease power consumption without losing too much window by properly decrease V<sub>stop</sub>

## Summary:

- The resistive switching behaviors of CeO<sub>2</sub> based ReRAM have been confirmed.
- Si buffer layer is able to improve CeO<sub>2</sub> based ReRAM device by forming Ce-silicate at interface.
- A guideline for reset process control of the W/CeO<sub>2</sub>/Si/TiN device is provided..