2011 Master Thesis

## Atomic layer deposition of advanced gate oxides for scaled MOSFET

Supervisor

Professor Hiroshi Iwai

Iwai Laboratory

Department of Electronics and Applied Physics

Tokyo Institute of Technology

09M36081

Kenji Ozawa

## LIST OF CONTENT

# Index 1 Chapter 1 INTRODUCTION 4 1.1 Background of This Study 5 1.2 Scaling Method of MOSFETS 6 1.3 Scaling Limits of SiO<sub>2</sub> Gate Dielectric 8 1.4 Requirements of High-k Materials 11 1.5 Properties of La<sub>2</sub>O<sub>3</sub> 13 1.6 Requirements of Atomic Layer Deposition 15 1.7 Purpose of This Study 16 Chapter 2 FBRICATION AND CHARACTERIZATION METHOD 17 2.1 Experimental Procedure 17

2.1.1 Fabrication Method MOS Capacitor	18
2.1.2 Wet Cleaning Method of Si Substrate	19
2.1.3 Atomic Layer Deposition Method	21
2.1.4 RF sputtering	23
2.1.5 Photolithography	24
2.1.6 Reactive Ion Etching.	
2.1.7 Rapid Thermal Annealing (RTA)	27
2.1.8 Vacuum Thermal Evaporation method	28
2.2 Measurement Methods	
2.2.1 Atomic Force Microscopy	29

2.2.2 C-V (Capacitance-Voltage) Measurement	30
2.2.3 J-V (Leakage Current Density-Voltage) Measurement	32
Chapter 3	
GROWTH CHARACTERISTICS OF ALD	33
3.1 Self-limiting Growth Condition	
3.1.1 La <sub>2</sub> O <sub>3</sub>	34
3.1.1.1 La( <sup>i</sup> PrCp) <sub>3</sub>	35
3.1.1.2 La( <sup>i</sup> PrFAMD) <sub>3</sub>	38
3.1.1.3 Effect of Ar Purge Time on Thickness Uniformity	40
3.1.2 CeOx	41
3.1.2.1 Ce(Mp) <sub>4</sub>	42
3.1.2.2 Ce(EtCp) <sub>3</sub> and Ce( <sup>i</sup> PrCp) <sub>3</sub>	43
3.1.3 MgO	45
3.1.4 SrO	46
3.2 Physical Analysis	
3.2.1 Reactive Index of ALD Films	47
3.2.2 AFM	48
Chapter 4	
ELECTRICAL CHARACTERISTICS of n-MOSCAPACITOR.	52
4.1 Introduction	53
4.2 C-V (Capacitance-Voltage) Characteristics	
4.2.1 La <sub>2</sub> O <sub>3</sub> Single Layer	53
4.2.2 CeOx Single Layer	55

4.3 J-V (Leakage Current Density-Voltage) Chara	cteristics
4.3.1 La <sub>2</sub> O <sub>3</sub> SinglLayer	
4.3.2 CeOx Single Layer	60
Chapter 5	
CONCLUSION	61
5.1 Result of This Study	62
5.2 Future Works	62
Referencs	63
Acknowledgements	64

# Chapter 1 INTRODUCTION

#### **1.1 Background of This Study**

In recent years, Information Technology society developed dramatically, for example the tremendous growing population of using internet, mobile phone, car navigation and many kinds of so called "IT products". There is no doubt that the progress of recent Information Technology is realized by the improvement of the electronics, especially by the Silicon based Large Scale Integrated (LSI) circuits technology. The improvement of LSI has been achieved by the downsizing of its components such as Metal Oxide Semiconductor Field Effect Transistors (MOSFETs). Because of the downsizing, capacitance of the components reduces, resulting in high-speed, high-frequency and low power operation of the circuits. Of course, size reduction and high-integration of the circuits can be also realized at the same time with the performance improvement. Gordon Moore who is one of the founder of Intel Corporation, predicted that exponential growth in the number of transistors per integrated circuit and predicted this trend would continue, in a popular article written in 1965[1]. This law notes that the device feature size decreases each year and the number of transistors on a LSI doubled every two years. This simple statement is the foundation of semiconductor and computing industries. The International Technology Roadmap for Semiconductor (ITRS) [2] defines how the device parameters are scaled for the next technology node. microprocessor. The total number of transistors on microprocessor was increased double every 18-24 months. It was applied well to the Moore's Law. [2]

#### **1.2 Scaling Method of MOSFETS**

The downsizing of the components has been accomplished by the scaling method [3]. In the electrical design of modern CMOS transistor, the power-supply voltage is reduced with the physical dimension in some coordinated manner. A great deal of design detail goes into determining the channel length, or separation between the source and drain, accurately, maximizing the on current of the transistor while maintaining an adequately low off current, minimizing variation of the transistor characteristics with process tolerances, and minimizing the parasitic resistances and parasitic capacitances [4]. To make circuit speed up, devices dimensions and the power-supply voltage must be scaled down. Figure 1.1 and Table 1.1 shows the schematic model of MOSFET constant-electric-field scaling by the same factor S.



Figure 1.1 Scaling method

Quantity	Before scaling	After scaling
Channel length	L	L' = L/S
Channel width	W	W' = W/S
Device area	А	$A' = A/S^2$
Gate oxide thickness	t <sub>ox</sub>	$t_{ox}' = t_{ox}/S$
Gate capacitance per unit area	C <sub>ox</sub>	$C_{ox}$ ' = S* $C_{ox}$
Junction depth	x <sub>j</sub>	$\mathbf{x}_{j}' = \mathbf{x}_{j}/\mathbf{S}$
Power supply voltage	$V_{DD}$	$V_{DD}' = V_{DD}/S$
Threshold voltage	V <sub>T0</sub>	$V_{T0}$ ' = $V_{T0}/S$
Doping densities	N <sub>A</sub>	$N_A' = S * N_A$
	N <sub>D</sub>	$N_{D}' = S * N_{D}$

Table 1.1 Scaling of MOSFET by a scaling factor of S.

#### **1.3 Scaling Limits of SiO<sub>2</sub> Gate Dielectric**

It is well known that Silicon dioxide film (SiO2) is the most common materials as gate insulator film for MOSFET. According to Moore's low, SiO<sub>2</sub> gate film has become thin, however extremely thin gate oxide has large leakage current cased by direct-tunneling current. Now the thickness of SiO<sub>2</sub> reached sub-1nm. This thickness corresponds to 3 layers of atoms (Figure. 1.2). In addition, Table 1.2 shows the 2010 update of the ITRS, which suggests Equivalent Oxide Thickness (EOT) will be required under 1nm level in near future. On the other hand, the direct-tunneling leakage current is too increasing to be neglected as shown in Figure 1.3.

Therefore, SiO2 gate oxide film reaches its limit so that an alternative material gateinsulator, such as high-k material is required to continue the scaling down of MOS transistors.



## 1.2nm physical SiO2 in production (90nm logic node) 0.8nm physical SiO2 in research transistors

Figure 1.2 TEM cross section micrographs of polysilicon/SiO<sub>2</sub>/Si with SiO<sub>2</sub> thickness of 1.2 nm and 0.8 nm, respectively.

Table 1.2 ITRS 2010 update[2].

Year of Production	2009	2011	2013	2015
Physical Gate Length (nm)	29	24	20	17
EOT (nm)	1	0.88	0.65	0.53
Gate Leakage Current density (A/cm <sup>2</sup> )	0.65	0.9	0.1	1.3



Figure 1.3 Relations between gate leakage current and physical thickness of SiO2 and SiON film

#### **1.4 Requirements of High-k Materials**

The high dielectric constant (high-k) materials have been attracted to suppress the leakage current. The key guidelines for selecting an alternative gate dielectric material are high dielectric constant, large band gap and band alignment to silicon, thermodynamic stability, film morphology, interface quality, process compatibility, and reliability. Among them, high dielectric constant and large band gap are the minimum required characteristics to suppress the gate leakage current. The direct-tunneling leakage current ( $J_{DT}$ ) flow through a gate insulator film is determined by the tunneling probability of carrier. The tunneling probability of carrier ( $D_{DT}$ ) is shown in belowequation where physical thickness of insulator (d), electron effective mass in the gate insulator film ( $m^*$ ) and barrier height of insulator ( $\phi_b$ ).

$$J_{DT} \propto \exp\left\{-\frac{4\pi d \left(2m^* \phi_b\right)^{\frac{1}{2}}}{h}\right\}$$
(1.1)

Relationship between physical thickness of SiO<sub>2</sub> (*dEOT*) and physical thickness of high-k gate insulator (*d*) obtained by the same gate capacitance value (*C*) is shown in below equation where dielectric constant of SiO<sub>2</sub> ( $\varepsilon_{ox}$ ) and high-k gate insulator ( $\varepsilon_{high-k}$ ).

$$C = \frac{\varepsilon_{high-k}}{d} = \frac{\varepsilon_{ox}}{d_{EOT}}$$
(1.2)

$$d = \frac{\varepsilon_{ox}}{\varepsilon_{high-k}} d_{EOT}$$
(1.3)

Therefore, the gate leakage current can be suppressed by using high-k materials, which means that the physical thickness of high-k films can be thicken without changing EOT. In addition, the gate leakage

current can also be suppressed by using large band gap materials.

The possible candidate of several metal oxides system for the use of gate dielectric materials is shown

in while spaces of Figure 1.4.

	-																
•	●=Not a solid at 1000 K										•						
н	O = Radioactive											He					
		$(1) = Failed reaction 1: Si + MO_x \rightarrow M + SiO_2 $										•					
Li	Be	Be <b>2</b> =Failed reaction 2: Si + MO <sub>x</sub> $\rightarrow$ MSi <sub>x</sub> + SiO <sub>2</sub> B C N O F N									Ne						
1		6=	Failed	l reac	tion 6	5: Si +	- MO	$_{\rm x} \rightarrow {\rm N}$	$\mathbf{I} + \mathbf{M}$	[Si <sub>x</sub> O	y			•	•	•	•
Na	Mg											Al	Si	Р	s	Cl	Ar
			2	1	1	1	1	1	1	1	1	1	1	•	•	•	•
К	Ca	Sc	Ti	V	Cr	Mn	Fc	Co	Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
•				1	1		1	1	1	•	1	1	1	1	1	•	•
Rh	Sr	Y	Zr	Nb	Мо	Tc	Ru	Rb	Pd	Ag	Cd	In	Sn	Sb	Te	Ι	Xe
•	6			1	1	1	1	1	•		•	•	1	1	0	0	0
Cs	Ba	R	Hf	Ta	w	Re	Os	Ir	Pt	Au	Hg	Tl	Pb	Bi	Po	At	Rn
0	0		0	0	0	0	0	0									
Fr	Ra	А	Rf	Ha	Sg	Ns	Hs	Mt									
						0											
	R	La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho	Er	Tm	Yb	Lu	
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Α	Ac	Th	Pa	U	Np	Pu	Am	Cm	Bk	Cf	Es	Fm	Md	No	Lr	

Figure.1.4 Relations between gate leakage current and physical thickness of SiO2 and SiON film

As shown in Figure 1.8, many papers on high-k materials are submitted in the primary conferences up to 2002. However, from 2003 to now, the candidate of high-k materials have narrowed down to Hf-based materials. Therefore, Hf oxides (HfO<sub>2</sub>) and Hf-based silicates or nitrides (HfSiON), with dielectric constants of 25 and 10 to 15 respectively, are among the promising materials for the 45-nm-technology node.

Usually, when the EOT becomes small, the effective carrier mobility tends to decrease due to scattering

in the high-k layer or at the interface between the high-k layer and the substrate. It has reported that Hf-based films have reduced scattering when a  $SiO_2$ -based interfacial layer of 0.5 to 0.7 nm is inserted, however, this attempt increases the EOT.

Consequently, in this work, Lanthanum Oxide (La<sub>2</sub>O<sub>3</sub>), one of the rare earth oxides, has been tried as a gate insulator, because it has a relatively high dielectric constant of 23.4, which is slightly higher than that of HfO<sub>2</sub> and a high band offset of 2.3 eV from the conduction band of silicon to La<sub>2</sub>O<sub>3</sub> has the advantage of further reducing the leakage current. La<sub>2</sub>O<sub>3</sub> is expected to be the third generation gate dielectrics, which is Hf-based oxides below 45 nm nodes.



Figure 1.5 Relations between gate leakage current and physical thickness of SiO2 and SiON film

#### 1.5 Properties of La<sub>2</sub>O<sub>3</sub>

For achieving a low EOT, high-k gate dielectrics materials must have high enough dielectric constant. However, material with very high dielectric constant tends to have narrower band gap that allows higher Schottky conduction currents and tunneling currents. Figure 1.6 shows band gap energy of several metal oxide and silicate materials as a function of dielectric constants. La<sub>2</sub>O<sub>3</sub> gives high dielectric constant of 23.4 and wide band gap of 5.6 eV that is suitable for the use of gate dielectrics. So, La<sub>2</sub>O<sub>3</sub> and its alloys with other metal oxides are promising insulators for the next-generation high-*k* gate insulators to achieve higher drivability as well as lower gate leakage [5]. Lower gate leakage density is shown in Figure 1.7.



Figure 1.6 Band gap energy of several metal oxide and silicate materials as a function of dielectric constant.



Figure 1.6 Band gap energy of several metal oxide and silicate materials as a function of dielectric constant.

#### **1.6 Requirements of Atomic Layer Deposition.**

There have been many studies to deposit La<sub>2</sub>O<sub>3</sub> and related rare-earth oxides by physical vapor deposition such as electron-beam (EB) evaporation and sputtering. Implementation of these materials to CMOS manufacturing needs more studies of the Chemical vapor deposition (CVD) or Atomic Layer Deposition (ALD) process. There are following advantages in ALD process.

- uniform film can be formed over the wafer.
- A precise control of film thickness by the cycle number
- $\boldsymbol{\cdot}$  Alloy composition can be designed
- Applicable to 3D structures such as FinFET and nanowire

Therefore, the ALD becomes more and more important in future.

There are present issues in ALD. Optimal source material and process conditions are not clear. It's difficult to achieve small EOT with good MOS propertieties.

#### 1.7 Purpose of This Study

 $La_2O_3$  and it alloys have a excellent property. There have been many studies to deposit  $La_2O_3$  and related rare-earth oxides by physical vapor deposition such as EB evaporation and sputtering. So, ALD insulator growth process, interface and insulator property are big room for consideration.

The purpose of this study is to identify the ALD growth conditions of La<sub>2</sub>O<sub>3</sub> and to evaluate electrical characteristics. In addition, ALD growth conditions are also sought about another insulators(CeOx, MgO, SrO) to inform layer stuck structure.

## Chapter 2 <u>FABRICATION AND</u> <u>CHARACTERIZATION METHODS</u>

#### **2.1 Experimental Procedure**

#### 2.1.1 Fabrication Method MOS Capacitor

The fabrication procedure for MOS Capacitor is shown in Figure 2.1. Oxide thin films were deposited on n-type silicon (100) substrate by Atomic Layer Deposition(ALD). Substrate is H2SO4/H2O2 mixture (SPM) cleaning and HF-dip processes. Then, upper electrode and back side electrode were formed by Vacuum Evaporation Method or RF Magnetron Sputtering Method. In this experiment, we performed one type of the annealing method using Rapid Thermal Annealing (RTA) method. It is the Post Metallization Annealing (PMA). After metal formation, thermally evaporated Al was coated on backside of the wafer to characterize the electrical properties.

n-type Si(100) substrate
SPM and HF cleaning
High-k material deposited by ALD
the sample was exposed to atmosphere
Tungsten (W) metal gate electrode
deposition by RF sputtering
Post Metallization Annealing (PMA) (F.G:3%H<sub>2</sub>, 30min)
Back side electrode formation

Figure 2.1 The fabrication procedure for MOSCAP

#### 2.1.2 Cleaning Method of Si Substrate

For deposition of thin film maintaining the quality requires quite clean surface of Si substrate. There are many method of cleaning substrate. But one of the most used methods is wet cleaning by chemical liquid. There are some kinds of the liquids which are used in wet cleaning process shown in Table 2.1. And these liquid have each effect against substrate pollutions. So, one liquid can't eliminate all pollutions. In this Study, I used the process like figure.2.2. First step is SPM Cleaning  $(H_2SO_4:H_2O_2:H_2O=4:1)$  eliminates metal and organic materials. And then, the native or chemical oxide was removed by diluted hydrofluoric acid  $(H_2O_2:H_2O=1:100)$ .

The name of Cleaning	Chemical liquid	The Characteristic
APM Cleaning	NH4OH/H2O2/H2O	The effect of elimination against organic materials and particles
FPM Cleaning	HF/H <sub>2</sub> O <sub>2</sub> /H <sub>2</sub> O	The effect of elimination against metal and oxidation layer
HPM Cleaning	HCl/H <sub>2</sub> O <sub>2</sub> /H <sub>2</sub> O	The effect of elimination against metal
SPM Cleaning	$H_2SO_4/H_2O_2$	The effect of elimination against metal and organic materials
DHF Cleaning	$H_2O_2/H_2O$	The effect of elimination against metal and oxidation layer
BHF Cleaning	HF/NH <sub>4</sub> F/H <sub>2</sub> O	The effect of elimination against oxidation layer

Table 2.1 Main cleaning process



Figure 2.2 The fabrication procedure for MOSCAP

#### 2.1.3 Atomic Layer Deposition Method

Figure 2.3 shows CVD machine that run ALD. This machine has no dead volume. Two TMP is used to evacuate source and H<sub>2</sub>O gas. Used Si wafer size is 2 inch.

The gas-feed sequence of an ALD cycle is schematically shown in Figure 2.4. A Ar is used as Carrier gas and purge gas. Source gas/ $H_2O$  feed and purge periods were 100 and 300 sccm, respectively.

Table2.2 shows source materials are used ALD or CVD. As for the La<sub>2</sub>O<sub>3</sub> growth, β-diketonate and silylamide precursors were initially used as the La source [6,7]. Recently, cyclopentadienyls (Cp) and amidinates were often used because of their high vapor pressures and moderate reactivity. Advantages and disadvantages of cyclopentadienyls (Cp) and amidinates are not clear. [8-13]



Figure 2.3 image of CVD machine



Figure 2.4 Flow sequence of ALD

Materials	Structural formula	Properties		
$\beta$ -diketonate	M	Too stable →O <sub>3</sub> is necessary to form oxide. →EOT increases due to Si oxidation		
silylamide	MN <r R</r 	Films contain high Si concentration → k values are rather low		
Cyclo- pentadienyl	<b>∠</b>	Relatively new material High vapor pressure		
amidinate	R N N R R	Strong candidates for ALD- source		

Table 2.2 Source materials are used ALD or CVD

#### 2.1.4 RF sputtering

In this experiment, gate metals W was deposited using RF sputtering. The base pressure of sputtering chamber was maintained to be 10-7 Pa by TRP and RP (shown in Fig.2.4). In sputtering, Ar was flowed into the chamber and the pressure of which was set to be 10-4 Pa, the AC current power was 150W.



Figure 2.5 Schematic model of RF Sputtering

#### 2.1.5 Photolithography

The process flow of photolithography that used throughout this study is shows in Figure.2.6. Electrical hotplate is used for baking purposes. The spin-coated layer photoresist was aligned and exposed through tungsten coated e-beam patterned hard-mask with high-intensity ultraviolet (UV) light at 405 nm wavelength. MJB4 of Karl Suss contact-type mask aligner as shown Figure 2.7 was used for aligning and exposition purposes. The exposure duration was set to 2.8 sec. After that, exposed wafers were developed using the specified developer called NMD-3 (Tokyo Ohka Co. Ltd.) after dipped into the solvent for 2 minute and baked at 130 °C for 5 minutes.



Figure 2.6 The process flow of photolithography



Figure 2.7 Photo of mask aligner

#### 2.1.6 Reactive Ion Etching

Reactive Ion Etching (RIE) which uses one of chemical reactive plasma to remove materials deposited on wafers was adopted to etch gate electrode in this study. There are two electrodes in vacuum chamber (shown in figure 2.8). One is usually connected to ground and gas is put into the chamber and exits to the pump, in this study SF6 and O2 are used to remove gate W and resist each. And plasma is generated and ion direct for substrate and remove gate electrode and resist chemically.



Figure 2.8 Schematic illustration of Reactive Ion Etching (RIE)

#### 2.1.7 Rapid Thermal Annealing (RTA)

Thermal annealing processes (shown in fig. 2.8) are often used in modern semiconductor fabrication for defects recovery, lattice recovery and impurity electrical activation of doped or ion implanted wafers. In this study, MOS capacitors were post metallization annealed after gate electrode deposition.



Figure 2.9 Schematic image of infrared annealing furnace

#### 2.1.8 Vacuum Thermal Evaporation method

All of Al metals in this work were obtained from deposition with bell jar vacuum thermal evaporation. Figure 2.10 illustrates a schematic drawing for vacuum thermal evaporation system. The system is utilized with Turbo Molecular Pump (TMP) to pump down to several 10-5 Torr. In case of MOS capacitor fabrication, metal shadow mask with circle opening of 200 µm diameters was used. Filament is made of tungsten, was used for heating the Al source up to its vapor temperature. Both filaments and Al sources are made of Nilaco, inc. with material purity of 99.999%.



Figure 2.10 Schematic drawing for vacuum thermal evaporation system

#### **2.2 Measurement Methods**

#### 2.2.1 Atomic Force Microscopy

AFM enables to measure surface morphology by utilizing force between atoms and approached tip. The roughness of sample surface is observed precisely by measurement of x-y plane and z. Fig. 2.11 shows the principle of AFM. Tip is vibrated during measurement, and displacement of z direction is detected. This method is called tapping mode AFM (TM-AFM). Resolution limit for normal AFM is 5~10nm depending on distance between surface and tip. On the other hand, resolution limit for TM-AFM is depended on size of tip edge. Thus, resolution limit for TM-AFM is about 1nm.



Figure 2.11 Schematic of AFM Principle

#### 2.2.2 C-V (Capacitance-Voltage) Measurement

Figure 2.14 shows the ideal of C-V characteristic of p-type MOS diode. Here, "ideal" MOS diode means that there is no interface-trapped charge  $(Q_{it})$ , fixed charge  $(Q_f)$ , oxide trap charge  $(Q_{ot})$  and mobile ion charge  $(Q_m)$ . The total capacitance (C) of MOS diode equals the oxide capacitance  $(C_0)$  which is accumulated and the silicon capacitance  $(C_{Si})$  connected in series as follows,

$$C = \frac{C_0 C_{Si}}{C_0 + C_{Si}} \quad (F/cm^2)$$
(2.1)

And we obtain

$$\frac{C}{C_0} = \frac{1}{\sqrt{1 + \frac{2\varepsilon_{ox}^2 V}{q N A \varepsilon_{Si} d^2}}}$$
(2.2)

where we have written out  $C_{Si}$  explicitly. This equation indicates that the capacitance decreases with increase of the gate voltage.

If applied voltage is negative, depletion layer is not generated but hole is accumulated in surface of silicon. As a result, the total capacitance equals approximately the oxide capacitance ( $\varepsilon_{ox}/d$ ). Beyond strong inversion, even if the voltage increases more than that, the thickness of depletion layer doesn't increase any longer. The gate voltage is called threshold voltage ( $V_T$ ) in this condition as follows.

$$V_T = \frac{\sqrt{2\varepsilon_{Si}qN_A(2\psi_B)}}{C_0} + 2\psi_B \tag{2.3}$$

Moreover, capacitance is as follows

$$C_{\min} = \frac{\varepsilon_{ox}}{d + (\varepsilon_{ox} / \varepsilon_{Si})W_m}$$
(2.4)

In conventional MOS diode, however, the difference of work function between metal and oxide ( $\varphi ms$ ) is not zero and there are varies space charges, such as  $Q_{it}$ ,  $Q_{f}$ ,  $Q_{ot}$  and  $Q_m$ , in oxide and interface of oxide-semiconductor, therefore those affect characteristics of ideal MOS diode. As a result, flat band voltage ( $V_{FB}$ ) is shifted from ideal that as follows,

$$V_{FB} = \phi_{ms} - \frac{Q_f + Q_m + Q_{ot}}{C_0}$$
(2.5)

And C-V carve is parallel shifted as shown in Figure 2.12 (b) because  $\varphi_s$ ,  $Q_m$ ,  $Q_{ot}$  is not zero. And in addition to that, when there are much  $Q_{it}$ , that is changed by surface potential. Therefore, curve (c) as shown in Figure 2.12 is shifted and bended by  $Q_{it}$  value.

CET (Capacitance-equivalent-thickness) in other words, *Tox* electrical equivalent means the thickness of equivalent SiO2, can be calculated from accumulated capacitance of C-V characteristic as follows,

$$CET = \varepsilon_0 \varepsilon_{Si} \frac{S}{C_0}$$
(2.6)

where  $\varepsilon_0$ ,  $\varepsilon_{Si}$  and *S* are permittivity of vacuum, dielectric constant of SiO<sub>2</sub> and area of a capacitor. In this study, HP4284A (Hewlett-Packard Co. Ltd.) is used for measurement C-V characteristics. The range of measurement frequency is from 1k to 1MHz



Figure 2.12 The ideal of C-V characteristics of p-type MOS diode.

#### 2.2.3 J-V (Leakage Current Density-Voltage) Measurement

It is important to suppress the leakage current of the gate dielectric film as small as possible in order to lower the power consumption of LSI. To estimate the leakage current density, J-V characteristics are measured using semiconductor-parameter analyzer (HP4156A, Hewlett-Packard Co. Ltd.).

## Chapter 3 GROWTH CHARACTERISTICS

## OF ALD

#### 3.1 Self-limiting Growth Condition

A self-limiting growth is generally characterized by a constant growth rate per cycle with varying the feed time or pressure of the source gases. In addition, the self-limiting growth is only weakly dependent on Growth temperature  $(T_s)$ .

In this section, we clarify the process window to achieve self-limiting ALD with each metal source and H<sub>2</sub>O.

#### 3.1.1 La<sub>2</sub>O<sub>3</sub>

 $La_2O_3$  insulators were prepared by ALD using  $La({}^{i}PrCp)_3$  and  $La({}^{i}PrFAMD)_3$  as the metal source and  $H_2O$  as the oxidant. The gas-feed sequence of an ALD cycle is schematically shown in Figure 3.2



Figure 3.1 Used metal source



Figure 3.2 Flow sequence of ALD

#### 3.1.1.1 La(<sup>i</sup>PrCp)<sub>3</sub>

The first, growth characterization ALD using La(<sup>i</sup>PrCp)<sub>3</sub> and H<sub>2</sub>O is considered. Figures 3.3, 3.4, and 3.5 show, respectively, the effects of the La feed time ( $t_s$ ), H<sub>2</sub>O feed time ( $t_{H2O}$ ), and T<sub>s</sub> on the growth rate. Figure 3.3 shows that the growth rate does not depend on  $t_{H2O}$  for both the low T<sub>s</sub> (175 °C) and high T<sub>s</sub> (250 °C) conditions. In figure 3.4, the growth rate was almost constant for  $t_s$  of 2.5 – 10 s when T<sub>s</sub> was below 200 °C. On the other hand, the growth rate increased with increasing  $t_s$  at T<sub>s</sub> higher than 200 °C. These results indicate that T<sub>s</sub> needs to be below 200 °C to achieve the self-limiting growth and that growth above 200 °C gives rise to the CVD-like mechanism. Figure 3.5 shows the Arrhenius plot of the growth rate in the T<sub>s</sub> range from 135 to 250 °C. The growth rate is only weakly dependent on T<sub>s</sub>, with an activation energy of 12 kJ/mol (0.12 eV). Figures. 3.3, 3.4, and 3.5 clearly show that La<sub>2</sub>O<sub>3</sub> growth using La(<sup>i</sup>PrCp)<sub>3</sub> and H<sub>2</sub>O is self-limiting when the T<sub>s</sub> is kept below 200°C.



Figure 3.3 Dependence of growth rate on H<sub>2</sub>O feed time at 175 and 250°C



Figure 3.4 Dependence of growth rate on La source feed time at various temperature



Figure 3.5 Arrhenius plot of the growth rate.  $t_{s}$  and  $t_{H2O}$  were 2.5 s and 1 s.

Under self-limiting growth, good thickness uniformity is observed (Figure 3.6). Then standard deviation of thickness is 1.8 percent.



Figure 3.6 Thickness uniformity under self-limiting growth condition.

		Oxide source	Growth temperature	Growth rate
S. Y. No et al. (Seoul National University)	J. Appl. Phys. <b>100</b> , 024111 (2006)	H <sub>2</sub> O	370 °C	0.09 nm/cycle
W. He et al. (NUS, Singapore; Samsung)	J. Electrochem. Soc. <b>155</b> , G189 (2008)	H <sub>2</sub> O	260-480 °C	0.03-0.01 nm/cycle
S. Schamm et al. (CNR, Italy)	J. Electrochem. Soc., <b>156</b> , H1 (2009)	H <sub>2</sub> O	260 °C	unknown
WS. Kim et al. (Hanyang University)	J. Vac. Sci Technol. B <b>26</b> , 1588 (2008).	$O_2$ plasma	400 °C	unknown
H. Jin et al. (NIMS; Chungbuk National University; Samsung)	Appl. Phys. Lett. <b>93</b> , 052904 (2008)	Ozone	450 °C	unknown
This s	tudy	H <sub>2</sub> O	<u>&lt; 200 °C</u>	0.15

Table 3.1 Comparison with past report

Table 3.1 shows comparison with past reports. In the past studies, growth temperature was in the range from 260 to 480  $^{\circ}$ C. Clear evidence of self-limiting growth was not reported. In this study, self-limiting growth condition is clearly identified at <200  $^{\circ}$ C

#### 3.1.1.2 La(<sup>i</sup>PrFAMD)<sub>3</sub>

Figure 3.7 shows thickness profiles of the La<sub>2</sub>O<sub>3</sub> film prepared by La(<sup>i</sup>PrFAMD)<sub>3</sub> along the gas flow direction.  $T_S$  was changed from 125 to 250 °C. As  $T_S$  was high, there is a tendency for growth rate to increase by the upper of gas flow. It is suggested that the growth depends on CVD structure. Thickness uniformity is improved with decreasing  $T_S$ . However in that case, the growth rate increased with increasing La source feed time. Therefore, this condition to realize a self-limiting growth was not found by La(<sup>i</sup>PrFAMD)<sub>3</sub>.



Figure 3.7 Thickness profiles of the La<sub>2</sub>O<sub>3</sub> film along the gas-flow direction was  $T_S$  changed from 125 to 250 °C.  $t_S$ ,  $t_{Ar2}$  and  $t_{H2O}$  were 10, 100 and 1s.



Figure 3.8 Thickness profiles of the  $La_2O_3$  film along the gas-flow direction.  $T_S$  was fixed at 175 °C and  $t_S$  changed from 2.5 s to 10 s are compared.

#### 3.1.1.3 Effect of Ar Purge Time on Thickness Uniformity

In this section, Ar purge time after H<sub>2</sub>O feed time is important process condition to realize self-limiting growth or to gain good thickness uniformity is shown below. Figure 3.9 shows growth rate uniformity along the gas flow direction in the case of  $La({}^{i}PrCp)_{3}$ . The Ar purge time is 10 or 100 seconds. Even if growth temperature was 175 °C that condition is self-limiting growth, it is understood that long purge time of 100 seconds was necessary. In the case of 250 °C CVD structure contributes, contribution of the CVD structure become more remarkable with decreasing purge time. The similar result was observed even with  $La({}^{i}PrFAMD)_{3}$ 

The result that contribution of the CVD structure becomes larger with decreasing Ar purge time shows La source reacts with the residual H<sub>2</sub>O of the infinitesimal quantity. Purge gas flow rate is condition that replace reactor 100 times per one second. Reactor is cannular and has no dead volume. Nevertheless, particle H<sub>2</sub>O is stayed behind. It is thought that causes of staying behind H<sub>2</sub>O is the result the H<sub>2</sub>O which was detached from La<sub>2</sub>O<sub>3</sub> (or the hydrate) after H<sub>2</sub>O feed reacts La source is fed by next cycle. As rare earth oxides have high hygroscopicity is used as a oxidant, this is the essential problem. If O<sub>3</sub> is used as a oxidant, this problem will be avoided. However, in the case of O<sub>3</sub> basic Si is become oxidized.



Figure 3.9 Effects of Ar purge time after H<sub>2</sub>O feed  $t_{Ar2}$  or thickness uniformity. La source was La(<sup>i</sup>PrCp)<sub>3</sub>  $t_{Ar}$  was 10 or 100s. Data for T<sub>s</sub> = 175 and 250 °C are shown.



Figure 3.10 But for the La(<sup>i</sup>PrFAMD)<sub>3</sub> source. Data for  $T_s = 125$  and  $250^{\circ}C$ 

#### **3.1.2 CeOx**

CeOx insulators were prepared by CVD using  $Ce(mp)_4$  and ALD using  $Ce(EtCp)_3$  and  $Ce(^iPrCp)_3$  as the metal source and H<sub>2</sub>O as the oxidant.



Figure3.11 Source material using CVD or ALD

#### 3.1.2.1 Ce(Mp)<sub>4</sub>

 $Ce(Mp)_4$  can run CVD without a oxidant by autolysis with heat. CVD is easy because only  $Ce(Mp)_4$  feed without Ar purge and oxidant feed. The growth property of CVD prepared by  $Ce(Mp)_4$  is shown as follows.

Figure 3.12 shows Arrhenius plot of growth rate using Ce(Mp)<sub>4</sub>. Pressures of growth chamber are 1 and 10 Pa. In this figure, only the data in the experiment that was able to confirm uniform growth on a 2 inch Si wafer is shown. Active energy of 1.53 eV is derived. Growth rate increase with high pressure but the dependence property is not linear dependency. Figure 3.12 shows thickness uniformity. Good thickness uniformity was obtained even with the CVD. Then standard deviation of thickness is 3.9 percent.



Figure 3.12 Arrhenius plot of growth rate using Ce(Mp)<sub>4</sub>. The circle and square plots are for total pressures of 1 and 10 Pa, respectively.



Figure 3.12 Thickness uniformity

#### 3.1.2.2 Ce(EtCp)<sub>3</sub> and Ce(<sup>i</sup>PrCp)<sub>3</sub>.

Growth characteristics is similar to resembles Ce(EtCp)<sub>3</sub> with Ce(<sup>i</sup>PrCp)<sub>3</sub> but Ce(iPrCp)<sub>3</sub> is easy to use by high vapor pressure. Figure 3.13 shows dependence of growth rate on growth temperature with La<sub>2</sub>O<sub>3</sub> data. Ce(EtCp)<sub>3</sub> and Ce(iPrCp)<sub>3</sub> growth is CVD-mode from figure 3.13. There is a problem in thickness uniformity. So thickness uniformity is bad. The standard deviation of thickness in 2 inch wafer is 3.9 percent.



Figure 3.13 Dependence of growth rate on growth temperature. Comparison with ALD using La(<sup>i</sup>PrCp)<sub>3</sub>.



Figure 3.14 Thickness uniformity

#### 3.1.3 MgO

MgO insulator is run ALD using Mg(EtCp)<sub>2</sub> and H<sub>2</sub>O as the metal source and the oxidant. This source is known that self-limiting growth is realized [14]. In fact, self-limiting growth is realized (figure 3.16). Unlike ALD of rare earth, ALD using Mg(EtCp)<sub>2</sub> can obtain uniformity growth with short Ar purge time (Figure 3.17).



Mg(EtCp)<sub>2</sub> Figure3.15 Mg source



Figure 3.16 Dependence of growth rate on Mg source feed time at  $T_s = 350$  °C



Figure 3.17 Thickness uniformity

#### 3.1.4 SrO

SrO insulator prepared by ALD using  $Sr(Me_5Cp)_2$  and  $H_2O$  as the metal source and the oxidant. Condition to realize self-limiting is not found by the  $Sr(Me_5Cp)_2$ . In addition, thickness uniformity is very bad. So thickness uniformity is bad. The standard deviation of thickness in 2 inch wafer is 22 percent.



Sr(Me<sub>5</sub>Cp)<sub>2</sub> Figure3.18 Sr source



#### **3.2 Physical Analysis**

#### 3.2.1 Reactive Index of ALD Films

The reactive index of insulator is closely related to density of insulator. So reactive index can be paraphrased as density of insulator. Reactive index of ALD insulator is measured to evaluate density of insulator prepared by ALD. The results of La(<sup>i</sup>PrCp)<sub>3</sub> and La(<sup>i</sup>PrFAMD)<sub>3</sub> are shown in figure 3.20. Figure 3.20 shows reactive index of insulator deposited by various conditions. Ideal reactive index of La<sub>2</sub>O<sub>3</sub> insulators is about 1.7. Experimental result vary widely but each reactive indexes of La<sub>2</sub>O<sub>3</sub> deposited by ALD are about 1.7.



Figure 3.20 Reactive index of La2O3 films

#### 3.2.2 AFM

Surface roughness and condition of insulators is found from AFM. In this section, Surface roughness and condition of ALD insulators are evaluated. RMS is indicative value of surface roughness. RMS value about Si wafer is said 0.1 to 0.3 nm. RMS of Si wafer is used by experiment is about 0.2 nm. Figure 3.21 shows AFM of La<sub>2</sub>O<sub>3</sub> film prepared by ALD using La(<sup>i</sup>PrCp)<sub>3</sub>. RMS is improved for annealing After 5 cycle ALD. Figure 3.22 shows AFM of La<sub>2</sub>O<sub>3</sub> film prepared by ALD using La(<sup>i</sup>PrFAMD)<sub>3</sub>. RMS is 0.35 nm. So RMS is not good. AFM of CeOx film prepared by CVD using Ce(Mp)<sub>4</sub> is shown in figure 3.23. Because of polycrystal film, RMS increased with increasing thickness of film. Figure3.24 shows AFM of CeOx film prepared by ALD using Ce cyclo-pentadienyl. RMS of CeOx on Si is bad. But RMS is improved by growing CeOx on SiO<sub>2</sub>. AFM of MgO film prepared by ALD using Mg(EtCp)<sub>2</sub> is shown figure 3.25. RMS is not good. Figure 3.26 shows AFM of

SrO film prepared by Sr(Me<sub>5</sub>Cp)<sub>2</sub> Because growth is granularity, RMS and reactive index is bad.



Figure 3.21 AFM of La<sub>2</sub>O<sub>3</sub> film prepared by ALD using La(<sup>i</sup>PrCp)<sub>3</sub>. The size is 500nm × 500nm



Figure 3.22 AFM of La<sub>2</sub>O<sub>3</sub> film prepared by La(<sup>i</sup>PrFAMD)<sub>3</sub>. The size is 500nm  $\times$  500nm Film physical thickness is 6 nm



Figure 3.23 AFM of CeOx film prepared Ce(Mp)<sub>4</sub>. The size is 500nm × 500nm



Figure 3.24 AFM of CeOx film prepared by Ce cyclo-pentadienyl. The size is 500nm  $\times$  500nm



Figure 3.25 AFM of MgO film prepared by ALD using Mg(EtCp)<sub>2</sub>. The size is 2  $\mu$  m  $\times$  2  $\mu$  m.



Figure 3.26 AFM of SrO film prepared by Sr(Me<sub>5</sub>Cp)<sub>2</sub>. The size is  $2 \mu$  m× $2 \mu$  m. Film thickness is 19 nm.

## Chapter 4 ELECTRICAL CHARACTERISTICS of n-MOSCAPACITOR

#### **4.1 Introduction**

In this chapter, we report C-V and J-V characteristics of MOS capacitor deposited by CVD or ALD. The sample is used ALD or CVD is exposed to atmosphere between ALD and electrode formation. Electrode formation is tungsten (W). Each sample, post-metallization anneal (PMA) was carried out in a 3% H<sub>2</sub> forming gas at 500°C for 30 min.

#### 4.2 C-V (Capacitance-Voltage) Characteristics

#### 4.2.1 La<sub>2</sub>O<sub>3</sub> Single Layer

Since growth temperature to realize a self-limiting about  $La({}^{i}PCp)_{3}$  is low (175 °C less or equal) ,we were worried about quality of  $La_{2}O_{3}$  film. And so, figure 4.1 shows C-V characteristics of the MOS capacitor with 13.4 nm  $La_{2}O_{3}$  prepared by  $La({}^{i}PrCp)_{3}$  deposited at self-limiting growth temperature (175 °C). As-deposited sample showed a large hysteresis. This problem is improved by PMA at 500 °C. Even if  $La_{2}O_{3}$  is deposited at temperature as low as 175 °C, without hysteresis can be obtained by proper annealing.



Figure 4.1 C-V characteristics of the MOS capacitor with 13.4 nm  $La_2O_3$  prepared by  $La(^{i}PrCp)_3$  deposited at 175 °C

Figure 4.2 shows comparison of the C-V characteristics of  $La_2O_3$  insulators prepared by ALD using  $La({}^{i}PrCp)_3$  and EB deposition. La  ${}_2O_3$  thickness was 5.2, 5.5 and 5.0 nm for ALD and EB deposition respectively.Each films received PMA at 500 °C. Ideal V<sub>fb</sub> is +0.3 V. MOS capacitor using ALD film has difference by growth temperature. About 250 °C ALD sample, V<sub>fb</sub> is negatively shift. On the other hand, V<sub>fb</sub> shift is small in 175 °C ALD sample. But the C-V curve is slightly streched out. About EB sample, V<sub>fb</sub> negative shift is similarily to 250 °C ALD sample. k-value for ALD is about 12. So k-value for ALD is lower than EB sample of about 15. The low k-value of ALD sample may be due to carbon and / or OH impurities.

Next, Figure 4.3 Comparison of the C-V characteristics of La<sub>2</sub>O<sub>3</sub> insulators prepared by ALD is using La(<sup>i</sup>PrCp)<sub>3</sub> and La(<sup>i</sup>PrFAMD)<sub>3</sub>. About amidinate sample, V<sub>fb</sub> shift is similary to Cp 250's.



	Thickness (nm)	EOT (nm)	k	V <sub>fb</sub> (V)
EB deposition	5.0	1.31	~15	-0.19
ALD (T <sub>s</sub> =175°C)	5.2	1.68	~12	0.26
ALD (T <sub>s</sub> =250 °C)	5.5	1.73	~12	-0.26

Figure 4.2 Comparison of the C-V characteristics of  $La_2O_3$  insulators prepared by ALD and EB deposition. La  $_2O_3$  thickness was 5.2, 5.5 and 5.0 nm for ALD and EB deposition respectively.Each films received PMA at 500 °C. Ideal V<sub>fb</sub> is +0.3 V.



Figure 4.3 Comparison of the C-V characteristics of La<sub>2</sub>O<sub>3</sub> insulators prepared by La(<sup>i</sup>PrCp)<sub>3</sub> and La(<sup>i</sup>PrFAMD)<sub>3</sub>. All films received PMA at 500°C

#### 4.2.2 CeOx Single Layer

Figure 4.4 Effects of 500 °C annealing on the C-V characteristics for CeO<sub>2</sub> MOS capacitors.(a) is CVD using Ce(Mp)<sub>4</sub> at 350 °C and under 1Pa. (b) is ALD using Ce(EtCp)<sub>4</sub> at 250 °C. Problem of hysteresis is improved by PMA 500 °C even MOS capacitor using ALD or

CVD CeOx insulator like MOS capacitor using La<sub>2</sub>O<sub>3</sub> film. About CVD sample (a),  $V_{fb}$  after PMA was +0.21 V which was close to the ideal value, +0.3 V. By fitting the 100kHz data using CVC program [15], EOT for the 11 nm-thick film was 1.94 nm and the dielectric constant was 22. It was observed that the C-V characteristics for CVD-CeO<sub>2</sub> tend to exhibit frequency dispersion under the accumulation condition. This may be due to a high density of trapping states near the conduction band edge of Si, or the dielectric relaxation effect. On the other hand, about ALD sample shows the C-V characteristics of ALD-CeO<sub>2</sub> MOS capacitors before and after PMA. PMA was also effective to suppressed hysteresis and leakage current.  $V_{fb}$  after PMA was equal to that for CVD-CeO<sub>2</sub>, +0.21



V.

Figure 4.4 Effects of 500  $^{\circ}$ C annealing on the C-V characteristics for CeO<sub>2</sub> MOS capacitors. (a) CVD at 350  $^{\circ}$ C and under 1Pa. (b) ALD at 250  $^{\circ}$ C

C-V characteristics of MOS capacitor is shown figure 4.5. This figure shows difference of frequency dispersion by process. In the case of Ce(EtCp)<sub>4</sub> ALD, because storage capacitor is almost constant with changing frequency, good property is obtained. On the other hand, the case of Ce(<sup>1</sup>PrCp)<sub>3</sub> and Ce(Mp)<sub>4</sub>, large frequency dispersion is obtained on storage capacitor. It is thought that cause is dielectric relaxation by measurement changing CeOx film thickness and capacitor area[16]. Optical absorption property of film the same growth condition is measured to find out Cause of frequency dispersion growth process relativity (figure 4.6). The result, 4 eV peak is the lowest about Ce(EtCp)<sub>4</sub> is not obtained frequency dispersion. Frequency dispersion appears with sharp 4 eV peak. Intensity and breadth of optical absorption peak reflect crystalline characteristics. Therefore, it is suggested that result of figure 4.5 and 4.6 show prominence of frequency dispersion with encouraging crystallization. Because Suppression of frequency dispersion is necessary the case of gate insulator application, the above result show important of forming a film process development.



Figure 4.5 Comparison of the C-V characteristics of CeO<sub>2</sub> insulators prepared by Ce(EtCp)<sub>3</sub>, Ce(<sup>i</sup>PrCp)<sub>3</sub> and Ce(Mp)<sub>4</sub>. All films received PMA at 500°C



Figure 4.6 Optical absorption of CeOx films.

# 4.3 J-V (Leakage Current Density-Voltage) Characteristics4.3.1 La<sub>2</sub>O<sub>3</sub> SinglLayer

Figure 4.7 shows a benchmark plot of the leakage characteristics. EB data is also shown to compare the other data in figure 4.7. Electrode of EB sample is formed in situ. The leakage current for annealed Cp La<sub>2</sub>O<sub>3</sub> under +1 V bias is ~1/100 lower than the ITRS requirements for the LOP devices and is close to those for the LSTP devices. J of amidinate La<sub>2</sub>O<sub>3</sub> is lower than Cp La<sub>2</sub>O<sub>3</sub>. J of amidinate is comparatively close to J of EB sample. However, ALD La<sub>2</sub>O<sub>3</sub> film is necessary to improve about leakage current density. There are two factors to be addressed in this regard. First, since La<sub>2</sub>O<sub>3</sub> is hygroscopic, La<sub>2</sub>O<sub>3</sub> films must be capped by the electrode material immediately following proper annealing treatments. Thou This was done for the EB evaporation sample in Fig. 4.7, but not for the ALD sample. Second, carbon impurities in the ALD samples presumably cause degradation in *k* and leakage characteristics. These issues are now under investigation in our research group.



Figure 4.7 Bench mark plot of leakage current under +1 V with respect

the ITRS requirements. Data for the 500  $^{\circ}$ C PMA.

#### 4.2.2 CeOx Single Layer

Figure 4.8 shows bench mark plot of CeOx leakage current under +1 V with respect the ITRS requirements and EB sample. J of CVD-Ce(Mp)<sub>4</sub> is lower than j of ALD. It is thought that large leakage current density of cause is the same  $La_2O_3$ . ALD or CVD CeOx film is necessary to improve about leakage current density after all.



Figure 4.8 Bench mark plot of leakage current under +1 V with respect the ITRS requirements. Data for the 500  $^{\circ}$ C PMA.

# Chapter 5 CONCLUSION

#### 5.1 Result of this study

In this thesis, we identified the growth characteristics of insulators (La<sub>2</sub>O<sub>3</sub>, CeOx, MgO and SrO) prepared by ALD or CVD. The following was found about growth condition. Sources to realize self-limiting growth are La(<sup>i</sup>PCp)<sub>3</sub> and Mg(EtCp)<sub>2</sub>. ALD of rare earth is necessary long Ar purge time after H<sub>2</sub>O feed. In addition, we evaluate electrical properties of ALD-La<sub>2</sub>O<sub>3</sub> and CVD or ALD CeOx MOS capacitor. Though the sample is used ALD or CVD is exposed to atmosphere between ALD and electrode formation, electrical properties is accordingly good. An EOT 1.45 nm in ALD La<sub>2</sub>O<sub>3</sub> MOS capacitor. The k value of about 22 is obtained in CVD CeOx MOS capacitor. About each ALD-La<sub>2</sub>O<sub>3</sub> and CeOx MOS capacitor, leakage current density is necessary to be improved.

#### 5.2 Future Works

In this work, we evaluate ALD or CVD insulator MOS capacitor. However, the sample is xposed to atmosphere between ALD and electrode formation. Therefore, we evaluate electrical properties of MOS capacitor with electrode formed in situ. This time, La<sub>2</sub>O<sub>3</sub> or CeOx single layer MOS capacitor is evaluate. So laminate structure of ALD insulator MOS capacitor is necessary to be evaluated.

### **Reference**

- [1] G. E. Moore, Cramming more components onto integrated circuits, Electronics 38, 114 (1965)
- [2] International Technology Roadmap for Semiconductor (ITRS) 2010update, (2010)
- [3] R. H. Dennard et al., "Design of ion-implanted MOSFETs with very small physical dimensions,"
- IEEE J. Solid-State Circuits, vol. SC-9, no.2, pp.256-268, 1974.
- [4] Y. Tour, Tak H. Ning, "Fundamentals of MODERN VLSIDEVICES" Camblidge Press., p.1-2 (1998).
- [5] K. Kakushima et al., 2010 Symp. VLSI Technol., 69 (2010).
- [6] R. L. Puurunen et al., Appl. Phys. Rev. 97, 121301(2005).
- [7] A. C. Jones et al., Mater. Sci. Eng. B 118, 97(2005).
- [8] S. Yong et al., J. Appl. Phys. 100, 024111(2006).
- [9] Wei He et al., J. Electrochem. Soc. 155, G189(2008).
- [10] W.-S. Kim et al., J. Vac. Sci Technol. B 26, 1588(2008).
- [11] H. Jin et al., Appl. Phys. Lett. 93, 052904(2008).
- [12] S. Schamm et al., J. Electrochem. Soc. 156, H1(2009).
- [13] B.Lee et al., Microelectron. Eng. 1658, 86(2009)
- [14] B.B.Burton., J.Phys. Chem. C2009, 113, 1939-1946

[15] J. R. Hauser, CVC 2000 NCSU software, Dept. Electr. Comput. Eng., North Carolina State University, Raleigh, NC.CVC

[16] M. Saito, et al. JJAP 48 (2009) 121405

## **Acknowledgements**

The author would like to give the greatest thanks to his supervisor at Tokyo Institute of Technology, Professor Hiroshi Iwai for his excellent guidance and continuous encouragement. He led me to a treasure of knowledge and showed me what a researcher should be.

The author is also grateful to Dr. Tetsuji Yasuda, Dr. Noriyuki Miyata, and Dr. Yuji Urabe of National Institute of Advanced Industrial Science and Technology for reviewing the thesis and for valuable advice.

The author would like to thank Dr. Takeo Hattori, Dr. Nobuyuki Sugii and Dr. Akira nishiyama, who always give me good advices about my research. The author would like to thank Dr. Kazuo Tsutsui for his critical comment and valuable discussion.

The author would like to thank Dr. Kuniyuki Kakushima and Dr. Parhat Ahmet for his excellent guidance and useful discussions for all experiment.

The author would like to thank all members of Professor Iwai's Laboratory.

The author would like to express sincere gratitude to laboratory secretaries, Ms. Nishizawa and Ms. Matsumoto for their official help.

This study was partially supported by New Energy and Industrial Technology Develop Organization (NEDO). Finally the author would like to thank his father Tatsuo, his mother Kumiko, his sister Megumi and Asami for their everlasting supports, encouragements and understanding.

<u>Kenji Ozawa</u> Yokohama, JAPAN January 2011