

# Metal Inserted Poly-Si Stacks with $\text{La}_2\text{O}_3$ Gate Dielectrics for Scaled EOT and $V_{\text{FB}}$ Control by Oxygen Incorporation



**T. Kawanago<sup>a</sup>, K. Kakushima<sup>b</sup>, P. Ahmet<sup>a</sup>,  
K. Tsutsui<sup>b</sup>, A. Nishiyama<sup>b</sup>, N. Sugii<sup>b</sup>,  
K. Natori<sup>a</sup>, T. Hattori<sup>a</sup> and H. Iwai<sup>a</sup>**



**a. Frontier Research Center  
b. Interdisciplinary Graduate School of  
Science and Engineering  
Tokyo Institute of Technology**



# Outline

- Direct contact high-k/Si Structure
- MIPS stacks for scaled EOT with  $\text{La}_2\text{O}_3$  dielectrics
- C-V characteristics of MOS capacitors
- Flatband voltage control by oxygen incorporation
- Conclusions

# Scaling issue in high-k gate dielectrics




SiO<sub>2</sub> interfacial layer inserted or re-grown for

- recovery of degraded mobility
- interface state, reliability (TDDDB, BTI), etc.



**SiO<sub>2</sub>-IL free structure (direct contact of high-k/Si)  
is required for EOT=0.5nm**

# Reports on direct contact of high-k/Si



IL scavenging

T. Ando, et al., IEDM. p.423 (2009).




Control of oxygen atoms

➔ Direct HfO<sub>2</sub>/Si structure


## Our approach

500 °C, 30 min

K. Kakushima, et al.,  
ESSDERC2009



W  
La<sub>2</sub>O<sub>3</sub> **k=23**  
La-silicate  
**k=8~14**  
**Silicate formation**



La<sub>2</sub>O<sub>3</sub> can easily achieve  
direct contact of high-k/Si


# Motivation & Objective

- Improvement of interfacial property at high-k/Si interface is essential
- $V_{FB}$  tuning is also important issue in high-k /metal gate stacks


How to improve interfacial property accompanied by scaled EOT with  $\text{La}_2\text{O}_3$  dielectrics

$V_{FB}$  control by oxygen incorporation

# Problems for scaled EOT with $\text{La}_2\text{O}_3$



E. J. Preisler, et al., Appl. Phys. Lett., vol.85, p.6230(2004)



C. S. Park et al., SSDM 2007, p.14

**Excess oxygen**



**Excess silicate formation  
(EOT increase)**

**Deficient oxygen**






**Oxygen vacancy  
(reduced mobility,  
gate leakage)**

**Control of oxygen**

# Strategy & Concept


Oxygen trigger the silicate reaction



Poly-Si prevent the oxygen diffusion


Oxygen in W metal is consuming during annealing process

# Experimental procedure





# C-V characteristics ~TiN/W~




**TiN layer is effective to suppress the increase in EOT**



**Barrier layer or Oxygen getter**


# C-V characteristics ~MIPS~



**EOT increase is dramatically suppressed with MIPS**


$V_{\text{FB}}$  is almost identical

# Comparison of C-V characteristics





**EOT of 0.69nm can be attained with a combination of MIPS structure and FGA 800 °C 30min**

# Effect of gate metal structure on EOT



Si Cap layer can prevent the excess oxygen incorporation from atmospheric


# Oxygen incorporation through TiN/W




T. Kawanago, et al.,  
ESSDERC2010

Positive  $V_{\text{FB}}$  shift increase with  
decreasing the TiN thickness

# Oxygen incorporation after Si removal



After Si removal



Positive  $V_{FB}$  shift by 490mV can be observed

EOT degradation is less than  $1\text{\AA}$

# Conclusions

- MIPS with high temperature annealing is extremely effective to improve interfacial property accompanied by scaled EOT simultaneously
- Close to the ideal C-V curve with EOT of 0.69nm can be achieved
- Oxygen incorporation after Si removal yields positive  $V_{FB}$  shift by 490mV while EOT penalty is less than 1Å

# Acknowledgements

This study was supported by  
New Energy and Industrial Technology  
Development Organization (NEDO),  
and

Grant-in-Aid for research fellows  
of Japan Society for the Promotion of Science  
(JSPS).

**Thank you for your attention!**