



The future of Nanoelectronics by Scaling of CMOS and Functional Diversification

S.Deleonibus,

CEA-LETI, MINATEC, CEA-Grenoble 17 rue des Martyrs
38054 Grenoble Cedex 09 France.

Tel : 33 (0)4 38 78 59 73 ; Fax: 33 (0)4 38 78 51 83; email: sdeleonibus@cea.fr


**26th Workshop and IEEE EDS Mini-colloquium
on NANometer CMOS Technology (WIMNACT 26)**
Yokohama, February 9, 2011



Since 2005: A complete set of research platforms...



CEA LETI (1600 CEA researchers)
collaborating
in MINATEC campus (3000 researchers)



interacting daily with R & D platforms worldwide
(ST Crolles, IBM Albany, ...)




Outline



- **Introduction : Trends and Hot Topics in Nanoelectronics**
- **Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.**
- **Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification**
- **Building new systems and their packaging with a 3D tool box at a wafer level.**
- **Conclusions**

Semiconductor Market applications successive waves

Quality of life, Social, Environment, Health, Energy,
...associated to ICT



Source : Semico Research Corp. May 2004 IPI Report

Ecological Footprint of ICTs

reported by Intergovernmental Panel Climate Change(IPCC) *Source: TU Dresden*



- **Currently, 3 % of the world-wide energy is consumed by the ICT infrastructure**
 - which causes about 2 % of the world-wide CO2 emissions
 - comparable to the world-wide CO2 emissions by airplanes or ¼ of the world-wide CO2 emissions by cars
- **ICT: 10% of electrical energy in industrialized nations**
 - 900 Bill.. kWh / year = Central and South Americas
- **The transmitted data volume increases approximately by a factor of 10 every 5 years**

For ICTs, keep in mind:

$$P = P_{stat} + P_{dyn} \quad P_{stat} = V_{dd} \times I_{off} \quad \text{and} \quad P_{dyn} = C V_{dd}^2 f$$

droits réservés.


Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Introduction of HiK and metal gate allows continued scaling and relaxes SiO₂ gate leakage current related issues - I_g added to SCE, DIBL, subthreshold leakage (LETI IEDM 2002, Intel IEDM 2005)

- Statistical dopant variability
 - number of dopants in the active area decreases with scaling
 - random distribution of channel dopants

Poisson's law. Standard deviation:

$$\sigma_{doping} = \left(\frac{N}{Volume} \right)^{1/2}$$




Statistical fluctuations of threshold voltage: 150 mV decay for V_T=200mV(L_g=25nm) !!

Major interest for Low Doped channels

Outline

- **Introduction : Trends and Hot Topics in Nanoelectronics**
- ➔ • **Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.**
- **Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification**
- **Building new systems and their packaging with a 3D tool box at a wafer level.**
- **Conclusions**


6T SRAM 300mm wafers



$0.248\mu\text{m}^2$ SNM (1.2V)=140mV



$0.179\mu\text{m}^2$ SNM (1.2V)=230mV

VDD=1V Ioff=6pA/ μm



Range = $\pm 4 \text{ \AA}$!

XUT $\pm 5 \text{ \AA}$ - SOI thickness deviation




C.Fenouillet Beranger et al., IEDM 2007, VLSI Symp 2010

V.Barral et al., IEDM2007


Record-high V_T matching performance

FDSOI Undoped channels vs. FinFET



O. Weber et al., IEDM 2008

($\sigma_{V_t} = \sigma_{\Delta V_t} / \sqrt{2}$ to compare measurements on pairs and on arrays of transistors in the literature)





$$\sigma_{V_t} = \frac{A_{V_t}}{\sqrt{WL}}$$

Best trade-off between V_T variations and gate length scaling compared to bulk MOSFETs and FinFETs

Multi VT solutions for SOC design

UTBOX + Back bias ; Gate stack engineering



BOX = 10nm and VBB/ Ground Plane
 N and PMOS: VT modulation of $\leq 200\text{mV}$


VT tuning by gate stack engineering

F.Andrieu et al. , VLSI 2010 Honolulu


O.Faynot et al., IEDM 2010 San Francisco, invited talk

Merits of FDSOI

Delay vs. Power x Delay
22% improvement/bulk (20nm)




Reachable Scaling rules
(TSi, TBOX)




O.Faynot et al, IEDM 2010, invited talk

L.Clavelier et al, IEDM 2010, invited talk


Bulk or thick SOI



ThinSOI




Planar



Thin Films Devices


Relaxing optimization
scaling rule
by architecture

$T_{Si} = \frac{1}{2} L_g$






Double-gate
Planar or Finfet




$T_{Si} = 1 \text{ to } 2 L_g$



Trigate/
nanowire



Jahan et al.
VLSI2005





Vinet et al.
EDL 2005

Bernard et al.
VLSI 2008

Dupré et al.
IEDM 2008

Ernst et al.
IEDM 2008


Device fabrication



S/D implantation
Spacer formation
Activation anneal
Salicidation



Standard
Back-End
of-Line
Processes

Top view of our device



Tunable width

Design flexibility to tune the conductance



See for details:

T. Ernst et al, IEDM'06,'08 SSDM'07, ICIDT'08


E. Bernard et al. VLSI'08, ESSDER'07

C. Dupré et al, IEEE SOI Conference 07

Stacked Multichannels and MultiNanowires

« Top-Down » approach

Co-processed architectures with HfO₂ TiN Poly Si gate stack



LETI top down approach for Low Power and High performance



- CV/I outperforms Planar in loaded environment
- Improved voltage gain (8GHz) wrt Planar
- Gate separation possible

LETI: Dupré et al. IEDM 2008, San Francisco(CA)

Ernst et al., Invited talk IEDM 2008, San Francisco(CA)

Bernard et al, VLSI Symposium 2008 Honolulu






K.Tachi et al., IEDM 2010, San Francisco



Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Pervasion of Nanowire technology

Mass detection




3D NAND Flash Memories

Chemical sensing

T.Ernst et al., IEDM 2008


Hubert et al., IEDM 2009

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du logiciel est formellement interdite sans la permission écrite de la LETI. All rights reserved. Any reproduction in whole or in part on any medium or use of the software is strictly prohibited without the written permission of LETI.



3D sequential process

Co-Integrating Heterogeneous orientation or materials



-4T SRAM


- cold end process(bonding).

Opportunities for other SC(Ge,III-V,...)

- improved layout (40% area SRAM cell)

-dynamically controlled VT:


improved RNM and SNM P.Batude et al., Best student Paper Award, IEDM 2009



**First heterogeneous orientation in 3D Si sequential integration
Enabled by use of wafer bonding by keeping low thermal budget**


Sequential 3D: Potential and Demonstrated Applications

High density logic applications




~ 1 node gain with same design rules for Front end levels

Highly miniaturized CMOS imagers pixels



P. Coudrain et al, IEDM 08,

Heterogeneous integration



□ Nanoelectronics & Photonics applications with Si-Ge Co-integration


□ SRAM on top SOI logic, I/Os, analog on bottom bulk

P. Batude et al, VLSI09 □...


P. Batude et al., IEDM 2009, Best Student Paper Award

3D memories

□ SRAMs





□ FLASH



Y-H. Son et al, VLSI 07, Jung et al, IEDM 2006

3D-Xbar Memory stacked on Logic: towards NV Logic



Resistive switches

Toshiba, Stanford Univ.: K.Abe et al, ICICDT 2008

*proven in 2D with
Magnetic Tunnel Junctions,*

FeRAM Tohoku Univ., Hitachi:

*S.Matsunaga et al., Appl.Phys. Express(2008);
ROHM*


Logic + Stacked NVM:
High bandwidth,
Reduced Power consumption,...
Reconfigurability

ex: 32 nm node : > 1TB/s per 1mm²

© CEA 2006. Tous droits réservés.
Toute reproduction ou partielle ou intégrale sans autorisation écrite préalable du CEA
All rights reserved. Any reproduction in any form or on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

Advanced Devices and Systems Future Vision

Year of transfer to Industry Development




Outline

- **Introduction : Trends and Hot Topics in Nanoelectronics**
- **Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.**
- ➔ • **Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification**
- **Building new systems and their packaging with a 3D tool box at a wafer level.**
- **Conclusions**

« More, More than, Beyond Moore »

Tomorrow's top added value markets



High growth with 'More than Moore' technologies:
they require **expertise** in all technical domains and in-
depth knowledge of the targeted markets **ITRS 2009**

NEMS scaling laws: is it worth?

- resolution increases
- sensitivity decreases (SBR,SNR) => arrays, actuation,...
- figures of merit pressure and vacuum quality dependent

$$\delta n = \frac{M_{eff}}{Q} \cdot 10^{-(DR/20)}$$

$$DR \propto \sqrt{\frac{\sum S_{noise}}{P_{act}}} = \frac{1}{SNR}$$

ML Roukes et. al. APL (2005)

Parameter	Scaling rule
mass	k^3
stiffness	k
resonant frequency	k^{-1}
mass responsivity	k^{-4}
energy consumption	k^3 [rough estimate]

$$M_{eff} \propto l \cdot w \cdot t$$

$$K_{eff} \propto w \cdot \frac{t^3}{l^3}$$

$$f_0 \propto \sqrt{\frac{K_{eff}}{M_{eff}}} \propto \frac{t}{l^2}$$


$$\mathfrak{R} = \frac{\partial f_0}{\partial M_{eff}} = -\frac{f_0}{2M_{eff}}$$

$$E_p \approx \frac{1}{2} K_{eff} \cdot x_{Max}^2$$


and $x_{Max} \propto t$

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document sans autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part of any medium or use of the information contained herein is prohibited without the prior written consent of CEA.

Nanowire used for mass detection





Capacitive actuation & detection




Capacitive actuation & piezo-resistive detection with nanowires


$$\delta n \approx 0.5 \text{ zg} / \sqrt{\text{Hz}}$$



Thermo-elastic actuation & piezo-resistive detection.





NEMS array



- First 200 mm wafers with 3.5 millions NEMS
- Same process as MultiNanowires CMOS NWFET

NEMS switch




from D. Tsamados et al. *Solid-State Elec.* 52 1374 (2008)

"high" speed



rf




from AB. Kaul et al., *Nano Letters* 6(5) 942-947 (2006)

bistable



memory




from Q.Li et al., *IEEE Nano* 6(2) 256-262 (2007)


Outline

- **Introduction : Trends and Hot Topics in Nanoelectronics**
- **Nanoelectronics scaling and use of the 3rd dimension to continue Moore's law.**
- **Interfacing the Multiphysics World (More Than Moore) thanks to functional diversification**
- ➔ • **Building new systems and their packaging with a 3D tool box at a wafer level.**
- **Conclusions**



System On Wafer.



Wafer level packaged MEMS




80 μm diameter TSV imagers packaging



1 μm diameter
High AR TSV stacked ICs



Oxide/Oxide bonding



Copper/Copper bonding

Via belt technology
MEMS + IC stack
Ultra flat 3D
Chip stacking (TSV)
Active Silicon interposer

On Silicon

count

level

3D Integration: from imagers to advanced 3D ICs

2001




with
TSV

2008



VGA cameras (300kpixels)



Image-on-Board




Mixed Signal
Digital/Analog





3D-IC

Memory, Processors, Imagers
with high density TSV, NEMS...

Thinned wafer
(~100 µm)



Die to Die Copper pillars



Diam 60µm
Thick 120 µm
Via Last TSV
(Aspect Ratio 2-3)





Die to substrate
copper pillars

Active Silicon interposer




3D high
density

Digital on Analog: the first 3D demo



CMOS 45nm, 25 mm²

- TSV for top and bottom chips access
- Daisy chains & delay chains with F2F, TSV and RDL paths
- Voltage regulator driving a 45nm IP
- Mechanical stress sensors
- Thermal sensors
- IO boundary-scan




Active interposer,
CMOS 0.13μm 32mm²

- 1056 inter-chip connections
- 588 TSV's
- 482 bumps
- In BGA 864 lead free balls, 1.0 mm pitch


- Techno partitioning
- Best IP in best techno node
- Performance & Time to market
- Better scalability

Analog




By courtesy: D43D Workshop - 3D Integration program
– P. Ancey Lausanne – 2010, May 27th-28th

3D Roadmap: Overview of architectures




Cross talks:
 -delay, matching,
 -power dissipation
 (global temp. increase,
 hot spots, reliability, ...)

CMOS Image sensor (Sensor + DSP + RAM)




3D Stacked memory (NAND, DRAM, ...)




Logic (multicore processor with cache memory)




Multi-level 3D IC (CPU + cache + DRAM + Analog + RF + sensor + IO)



Vertical device on CMOS (NTC, NW, NEMS)



InP/SOI µ-laser 1.6µm 0.5mA



Ge photodetector

Conclusion :Nanoelectronics CMOS from Devices to Systems Perspectives

- **Si CMOS: Nanoelectronics Base platform beyond ITRS**
- **Durable Low Power solutions:**
health, environment, quality of life, energy, IST,...
- **Low Power consumption: major challenge (sub 1V VDD CMOS).**
=> Device/ system architecture optimization:
Thin Films Gate All Around nanowires, low slopes,layout, 3D
=> Opportunities for new materials on Silicon
(Ge, revised low BG III-V, Carbon,...)
- **Heterogeneous 3D co-Integration on Si, Low Power:**
Monolithic/Sequential 3rd dimension in device. New active materials
Reconfigurabilty with NVM ; NV Logic
System On Wafer: 2 to 3D heterogeneity functions & chips




Thank you for your attention

Acknowledgements

Professors H.Iwai(TokyoTech) and WIMNACT 26 organizers

CEA LETI Co-workers - Silicon Technologies Divisions

M.Aid, F.Andrieu, J.Buckley, M.Brillouet, B. de Salvo, L.Duraffourg,
T.Ernst, O.Faynot, P.Leduc, C.Le Royer, G.Molas, T.Poiroux, G.Poupon,
P.Robert, M.Scannell, N.Sillon, M.Vinet, O.Weber



Electronic Device Architectures for the Nano-CMOS Era
From Ultimate CMOS Scaling to Beyond CMOS Devices
 edited by **Simon Deleonibus** (CEA-LETI, France)
 Cloth July 2008 978-981-4241-28-1

- ★ Discusses the scaling limits of CMOS, the leverage brought by new materials, processes and device architectures (HiK and metal gate, SOI, GeOI, Multigate transistors, and others), the fundamental physical limits of switching based on electronic devices and new applications based on few electrons operation
- ★ Weighs the limits of copper interconnects against the challenges of implementation of optical interconnects
- ★ Reviews different memory architecture opportunities through the strong low-power requirement of mobile nomadic systems, due to the increasing role of these devices in future circuits
- ★ Discusses new paths added to CMOS architectures based on single-electron transistors, molecular devices, carbon nanotubes, and spin electronic FETs



PAN STANFORD PUBLISHING
www.panstanford.com

*Available at Amazon.com or
 any good bookstores.*