## Nanocrystal embedded MOS non volatile memory devices



Prof.C.K.Sarkar

Dept. of Electronics & Telecommunication Engineering Jadavpur University Kolkata-700032, INDIA

> Phone/Fax: +91-33-24146217 E-mail: phyhod@yahoo.co.in http://www.jadavpur.edu.in http://www.ndslju.org

#### Various MOS Memory Devices



(Source: www.sdram-technology.info/MOS-MemoRY-Tree.HTML)

**Applications of MOS Memory Devices** 

✓USB Flash drives

 ✓ Memory cards (SD,MMC,M2) used in mobile phones, digital cameras, MP3 players
 ✓ Computer DRAMs, Solid State Hard Drives (HDD)

& many more





\*Source : SEC Marketing







<page-header><text>

#### **Transistors per die of MOS Memory Devices**



#### **MOSFET** memory and **MOS** capacitors



MOS Capacitors also act as memory devices



MOSFET memory devices rely on charge stored in the Floating Gate to cause a shift in the threshold voltage.



#### **MOSFET** memory and **MOS** capacitors

MOS capacitors rely on the Flatband Voltage Shift due to charge stored in the Floating gate (for FGMOS) or Oxide-Nitride layer(for SONOS).



#### Some MOS Memory Devices: Capacitors



Floating Gate MOS memory device

✓ Charges are stored in the Oxide-Nitride interface.
✓ Another variant MNOS useful for Aerospace/Military applications. ✓ Charges are stored in the polysilicon Floating Gate.
✓ Most commonly used for Flash memory applications.



SONOS MOS memory device

**Disadvantage of conventional MOS Memory Devices** 

With scaling and thinner tunnel oxides, leakage provides a major challenge.
Also for portability lesser write voltages are required.
Advantages of Nanotechnology may be

applied to MOS devices.

•Nanocrystal embedded MOS NVMs can help in this regard.

## Nanoparticles Based Floating Gate MOS Memory Structure



# Nanoparticles embedded floating gate

Nanoparticles(nc) diameter in 5-6nm range.

 $\geq$  Confined in a narrow layer within SiO<sub>2</sub> called embedded gate dielectric

➢ Charging and discharging of nc carried out by electron tunneling

Electrons tunnel from Si substrate to gate electrode through gate dielectric

≻A thin tunneling barrier is formed at the interface of silicon substrate and composite gate dielectric

➢Comparison of nc-Si and nc-Ge embedded gate oxide MOS devices.

## Write Mechanism: Fowler – Nordheim Tunneling



≻High Applied Gate voltage → Fowler-Nordheim tunneling

>The barrier becomes Triangular in shape

Applied gate voltage 
$$V > (\phi_{eff} - E_0)/q$$

Electrons tunnel from the conduction band of Si to conduction band of oxide through part of potential barrier

#### Band diagram of Fowler-Nordheim tunneling

## Band Structure of Tunneling under Different Conditions of Applied Electric Field



Band bending at applied electric fields under different conditions (a)  $F_{eff}d < \phi_{eff} = E_n$ (b)  $\phi_{eff} = E_n < F_{eff}d < \phi - E_n$  (c)  $F_{eff}d > \phi - E_n$ 

13

**F-N Tunneling Probabilty Case I :**  $qF_{eff}d < (\phi_{eff} - E_o)$ 

$$D(E_{0}) = \exp\left(-\frac{4\sqrt{2m_{eff}}}{3q\hbar F_{eff}}\left[\left(\phi_{eff} - E_{0}\right)^{3/2} - \left(\phi_{eff} - E_{0} - qF_{eff}d\right)^{3/2}\right] - \frac{4\sqrt{2m}}{3q\hbar F}\left(\phi - E_{0} - qF_{eff}d\right)^{3/2}\right]$$

 $\mathbf{Case II}: \left(\phi_{eff} - E_o\right) < qF_{eff}d < \left(\phi - E_o\right)$  $D\left(E_o\right) = \left\{\sin^2\theta_2\cosh^2(\theta_3 - \theta_1) + \cos^2\theta_2\cosh^2\left[\theta_3 + \theta_1 + \ln(4)\right]\right\}^{-1}$  $\hbar\theta_i = \int_x^{x_i} \left\{2m^* \left[\left[V(x) - E_0\right]\right]\right\}^{1/2} dx$ 

**Case III :** 
$$qF_{eff}d > (\phi - E_o)$$
  
 $D(E_0) = \exp\left(-\frac{4\sqrt{2m_{eff}}}{3q\hbar F_{eff}}(\phi_{eff} - E_0)^{3/2}\right)$ 

### Leakage: Direct Tunneling



Band diagram for direct tunneling

$$J_{D} = \frac{\left\{2m_{eff}\left(\phi_{eff} - E_{0}\right)\right\}^{1/2} \alpha q^{2} V}{\hbar^{2} d} \exp\left(\frac{2\alpha \sqrt{2m_{eff}\left(\phi_{eff} - E_{0}\right)}}{\hbar}d\right)$$

## Parameters changed due to inclusion of Nanoparticles

Dielectric constant of SiO<sub>2</sub> embedded with nc-Si determined by using Maxwell-Garnett Effective Medium Approximation (EMA)

$$\in_{nc-ox} = \frac{\in_{ox} \left\{ 2\nu \left( \in_{nc} - \in_{ox} \right) + \left( \in_{nc} + 2 \in_{ox} \right) \right\}}{\in_{nc} + 2 \in_{ox} - \nu \left( \in_{nc} - \in_{ox} \right)} \qquad \in_{eff} = \left\{ \frac{t_{ox}}{\in_{ox} \cdot t} + \frac{t - t_{ox}}{\in_{nc-ox} \cdot t} \right\}^{-1}$$

Band gap energy has been modified

$$E_{gnc} = E_{bulk} + \frac{\hbar^2 \pi^2}{2R^2} \left( \frac{1}{m_h^*} + \frac{1}{m_e^*} \right)$$

Effective barrier height modified

$$\phi_{eff} = \frac{1}{2} \left[ \frac{E_{gsio2}}{2} + \frac{1}{2} \left( E_{gsio2} \cdot (1 - v) + v \cdot E_{gnc} \right) - E_{gsi} \right]$$

Electron effective mass has been changed

$$m_{eff} = \left[\frac{m_{sio2}d_{sio2}}{d} + \frac{m_{nc}(d - d_{sio2})}{d}\right]$$

#### Simulated Fowler-Nordheim Plot



•FN plot compares the pure SiO<sub>2</sub> gate dielectric with the nc-Si and the nc-Ge embedded dielectric.

 Both The nanoparticles embedded composite gate dieletrics show higher F-N tunneling current density than the pure SiO<sub>2</sub> dielectric.
 The F-N tunneling current density is higher in nc-Ge embedded gate dielectric than the nc-Si embedded one.

#### Simulated Leakage Current



•Here it is seen that the incorporation of nanocrystals in the gate oxide somewhat reduces the direct tunneling (leakage) current compared to pure  $SiO_2$  gate. Also it is evident that for the nc-Ge the value of the direct Tunneling current is the least.

#### **Simulated I-V Characteristics**



Nanocrystalline particles embedded gate oxide has an F-N tunneling current few decades greater compared to pure SiO<sub>2</sub> gate.
Nanocrystal incorporation markedly reduces the onset voltage of F-N tunneling by ~5V-7V Volts.
The composite gate dielectric with nc-Ge has a slightly lower value of onset voltage for F-N

tunneling compared to the nc-Si embedded one.

#### **Modified Floating Gate Approach**





•Metal Nanocrystals store higher amount of charge.

#### Simulated Leakage currents



•Metal Nanocrystals offer lesser leakage current compared to Semiconductor ncs.

• Use of High-k dielectrics can further reduce leakage current.

#### Flatband Voltage Shift



23

## Conclusions

>MOS NVM devices are extensively used in flash memory based gadgets and computers.

> Floating Gate MOS memory elements mostly employed in flash memory devices.

>Conventional Floating Gate MOS NVMs suffer from leakage, also write voltages need to be lowered.

>Nanocrystals embedded Floating Gate MOS devices apply nanotechnology to improve device performance.

>Nc embedded MOS NVMs show lesser leakage current and lower write voltages compared to conventional MOS NVMs.

>Metal ncs and High-k dielectrics can improve the situation further.

≻Nc embedded MOS NVMs may be the memory device of choice in near future.

# Thank You

Visit our group's website

http://www.ndslju.org