

Universidad de Granada Departamento de Electrónica y Tecnología de Computadores

Advanced Simulation of Nanotransistors

F.Gámiz

Nanoelectronics Research Group

fgamiz@ugr.es

IEEE EDS Mini-Colloquium Tokyo Institute of Technology Japan January 9, 2011





Acknowledgments



B.Biel, P.Cartujo, L.Donetti, F.Garcia, A.Godoy, F.Jiménez, C.Martínez, F.Martínez, J.L.Padilla, N.Rodriguez, J.B.Roldan, C.Sampedro, I.Tienda Nanoelectronics Group, University of Granada





OUTLINE

- 1. Introduction. Why?
- 2. Simulation concepts & tools. How?
- 3. Simulation results. What?
 - A. Carrier mobility (electron & holes): ultrathin FDSOI,
 DGSOI, strained-Si channels, arbitrary crystallographic orientation
 - B. I-V characteristics of short channel devices. Radiation effects on FinFETs.
 - C. Si nanowires. Transport of 1D electron gases.
 - D. Design of new devices: A-RAM and A2RAM memory cells.



1.- Introduction.

Why do we do simulation? To have good friends



•To attend conferences and publish papers



•These are good reasons, of course, but there are others



1.- Introduction.

• Why do we do simulation?

- ○If we want to use a device in a circuit, you need to understand how the device works !
- If we want to improve the performance of a given device, you have to know how this device behaves internally!!
- If you want to propose new devices to overcome the scaling limitations of existing technology, you have to demonstrate that the device works, and you have to optimize it, before fabrication.

OBut this is not easy nor evident with today's devices ! Which are today devices?



From doping based scaling to thickness based scaling





Following Moore's law: problems with non-trivial solution appear (high dopings, variability issues)

Reconsider the classical concepts



From doping based scaling to thickness based scaling

If one gate is not enough, why don't we have more than one?





CMOS Scaling

• SOI: Thickness based & number of gates

(Courtesy of LETI)





More Moore

The continuous scaling of CMOS requires significant innovations:

1.- Multi-gate devices. → better scaling.
 2.- Enhancement of carrier mobility:

 a. Specific doping profiles
 b. Lightly doped epitaxial lavers
 c. Straine
 Our goal:
 d. Crysta Carrier mobility in multigate devices



More Moore

We will consider two kind of devices:

- 1. Quantum-well devices: Carriers are confined in one dimension, but can drift in the other two.
- 2. Quantum-wire devices: Carriers are confined in two dimensions, and are drifted in the other dimension.





New simulation challenges

- It is not an easy task !!
- The new device structures require new simulation techniques and tools.
- Conventional tools are not accurate any more.
- Quantum effects become extremely important.
- New procedures are becoming necessary.



- Simulation of carrier transport in materials and devices.
 - ✓ Goal: simulate the behavior of electron devices, i.e.,
 - 1. Evaluate the transport properties of charge carriers in materials, or semiconductor structures: carrier mobility, velocity overshoot.



- Simulation of carrier transport in materials and devices.
 - ✓ Goal: simulate the behavior of electron devices, i.e.,
 - 2. Calculate the current at the terminals of a device, knowing the bias applied to them.





- Simulation of carrier transport in materials and devices.
 - ✓ Goal: simulate the behavior of electron devices, i.e.,
 - 3. Understand device behavior under physical phenomena: FinFET on Bulk vs FinFET on SOI: radiation effects



- Simulation of carrier transport in materials and devices.
 - ✓ Goal: simulate the behavior of electron devices, i.e.,
 - 4. Simulation of Si-nanowires (too many unknowns)
 - \checkmark Multigate devices \rightarrow CMOS scaling
 - ✓ Different design alternatives: FinFETs, MC MOSFETs, GAAs, etc.



- Simulation of carrier transport in materials and devices.
 - ✓ Goal: simulate the behavior of electron devices, i.e.,
 - 5. Design new devices: e.g. A-RAM and A2RAM memory cells



The Dual-Body concept



OUTLINE

- 1. Introduction. Why?
- 2. Simulation concepts and tools. How?
 - 1. Simulation of carrier transport.
 - 2. Electrostatics and Transport.
 - 3. Band structure. Electrons and holes.
 - 4. Transport properties. Scattering events. Carrier mobility. Mobility boosters.
 - 5. Device simulation.
- 3. Simulation results. What?



- An electron device is a system of many electrically charged particles that interact with an externally applied electric and magnetic fields and which each other.
- Particles are distributed both in geometrical and momentum space, following the particle distribution function:

$$f = f(r, k, t)$$

 The evolution of the particle distribution function is governed by the Boltzmann transport equation, BTE (semiclassical approximation):

$$\frac{\partial f}{\partial t} = -v \cdot \nabla f - \frac{1}{\hbar} \frac{\partial p}{\partial t} \cdot \nabla_k f + \frac{\partial f}{\partial t} \bigg|_{coll}$$



• A closer look to BTE:









$$\left. \frac{\partial f}{\partial t} \right|_{coll} = \sum_{k'} \left[f(r,k',t) W(k',k) - f(r,k,t) W(k,k') \right]$$



- To solve Boltzmann Transport Equation we need:
 - 1. Band structure of the device (not of the material)
 - 2. Electric and magnetic fields that carriers "see"
 - 3. Scattering mechanisms:
 - 1. Phonon scattering
 - 2. Surface roughness scattering
 - 3. Coulomb scattering



- Bandstructure of the device:
 - 1. Analytical description, Effective Mass Approximation
 - 2. k•p method
 - 3. Tight Binding
 - 4. Pseudopotentials
 - 5. Ab-initio calculations





$$E = E_i + \frac{\hbar^2 k_x^2}{2m_x}$$

The subband energy is built from the minimum using a parameter



interpolation: $E = E_i(k_x)$

The energy of the subband has to be calculated for every k_x



- Bandstructure of the device:
 - 1. Analytical description, Effective Mass Approximation
 - 2. k•p method
 - 3. Tight Binding
 - 4. Pseudopotentials
 - 5. Ab-initio calculations



• Bandstructure of a DGSOI transistor (ab-initio):





Possibility to study atomicscale phenomena: dopants, dislocations, etc.



• A closer look to BTE:

$$\frac{\partial f}{\partial t} = -v \cdot \nabla f - \frac{1}{\hbar} \frac{\partial p}{\partial t} \cdot \nabla_k f + \frac{\partial f}{\partial t}\Big|_{coll}$$

From f(r,k,t) we can evaluate all the variables of interest:

$$n(\vec{r},t) = \frac{1}{V} \sum_{k} f(\vec{r},\vec{k},t)$$
$$\vec{J}_{n}(\vec{r},t) = \frac{e}{V} \sum_{k} \vec{v}(\vec{k}) f(\vec{r},\vec{k},t)$$



- Our goal is then to solve BTE. However,
- The solution of the BTE for realistic devices is a very difficult task
- Difficulties arise from:
 - 1. Non homogeneous device structure (doping and topology).
 - 2. Models for scattering mechanisms.
 - 3. Complexity of the band structure.
- Most common solutions: statistical methods (Monte Carlo) or drastic approximations (methods of moments: drift-diffusion and hydrodynamic method).
- We have applied the Monte Carlo method to solve the Boltzmann transport equation in advanced devices.



The Ensemble Monte Carlo method

• We assume that the charged particles move inside the semiconductor structure undergoing a succession of free flights followed by scattering events:





OUTLINE

- 1. Introduction. Why?
- 2. Simulation concepts and tools. How?
 - 1. Simulation of carrier transport.
 - 2. Electrostatics and Transport.
 - 3. Band structure. Electrons and holes.
 - 4. Transport properties. Scattering events. Carrier mobility. Mobility boosters.
 - 5. Device simulation.
- 3. Simulation results. What?





epartamento de Electrónica y Tecnología de Computadores



• Silicon thickness becomes comparable to the De Broglie wavelength of carriers: Carriers become quantized in the direction perpendicular to the silicon thickness, T_W





• We have to self-consistently solve the Poisson and Schroedinger equations to calculate the distribution of the carriers in the structure.







 Two channels connected in parallel

> Carriers are confined near each Si/SiO₂ interface.

Volume inversion

•Carriers are no longer confined at one interface but distributed throughout the entire silicon film

 $N_{inv} = 1.3 \times 10^{12} \, cm^{-2}$ (blue line) $N_{inv} = 8.5 \times 10^{12} cm^{-2}$



• In conventional planar Si technology, (001) crystal orientation is generally used for MOSFETs.



• In conventional planar Si technology, (001)crystal orientation is 65 **MOSFETs:** non-primed subbands · primed subbands

S: Quantization splits Si-c of the splits Si-c of the splits of the spli Si-(001): Quantization splits Sidegeneration:

- m_c) (unprimed subbai
- 2. Four higher valleys wit $\overline{\underline{P}}$ m_c) (primed subbands











Iniversidad de Granada epartamento de Electrónica y Tecnología de Computadores

(001)
Volume inversion

A-1) Subband Modulation Effect

Redistribution of subband population





Volume inversion

A-2 Phonon scattering limitation

Volume inversion makes that in the range 25-10 nm phonon scattering decreases instead of increasing as expected



Electron Mobility

•PHONON SCATTERING (I)



Electron Mobility

•PHONON SCATTERING (II)

Bulk phonon model assumes an infinite silicon layer.

Are bulk phonons still appropriate for the simulation of ultrathin SOI devices?





• Phonons are modeled as elastic waves in an isotropic finite medium

$$\frac{\partial^2 \mathbf{u}}{\partial t^2} = s_t^2 \nabla^2 \mathbf{u} + (s_l^2 - s_t^2) \nabla (\nabla \mathbf{u})$$

• Simplified structure: single Si layer

• The solutions are:

$$u(r_{\parallel},z) = w_n(q_{\parallel},z)e^{iq_{\parallel}\cdot r_{\parallel}-i\omega_n t}$$

- + boundary conditions (BC) on exter Quantization of phonons
 - Free boundary conditions (vanishing stress tensor)
 - Rigid boundary conditions (vanishing displacement u)



y

Electron mobility





- Phonon confinement and quantization are reproduced
- Phonon confinement has a strong effect on the mobility
- ... but we need more realistic boundary conditions !!

We consider an improved structure









Double Gate vs Single Gate









The higher quantization mass in the Si-(100) quantization orientation produces lower subband-energy levels \rightarrow electrons are more confined to the Si/SiO₂ interfaces



Electrons in Si-(110) and Si-(111) are more spread into the silicon layer

Less effect of surface scattering mechanisms



Monte Carlo calculation using phonon scattering and surface roughness scattering



Monte Carlo calculation using phonon scattering and surface roughness scattering

The effects of the surface orientation are more important as the silicon thickness decreases



Monte Carlo calculation using phonon scattering and surface roughness scattering



Hole mobility









Hole mobility

Transport mass

Given subband *i* and direction α :

$$\frac{1}{m_i^{\alpha}} = \frac{1}{\hbar^2} \frac{\partial^2 E_i(k)}{\partial k_{\alpha}^2}$$

 non-parabolic: *m*^α_i depends on *k*
if we take *m*^α_i at *k* = 0: parabolic approximation however ...





Hole mobility

$\mathbf{k} \cdot \mathbf{p}$ method

The $\mathbf{k} \cdot \mathbf{p}$ method

- approximate expression for the computation of band structure around $\mathbf{k} = \mathbf{k}_0$.
- an arbitrary number of bands can be considered

The valence band(s)

- degeneration (3 valence bands)
- spin-orbit interaction
- $6 \times 6 \ \mathbf{k} \cdot \mathbf{p}$ method



Hole mobility in inversion layers

The mesh (in \mathbf{k}_{\parallel} plane)





Results: inversion charge

Charge distribution

- different distance from the interface (centroid)
- one or two peaks can be present
- volume inversion can have different effects





Results: energy dispersion

Energy dispersion of first subband (10 nm)

- $\bullet\,$ isotropic mobility: (001) and (111) surfaces
- non-isotropic mobility: (011) surface





Results: hole mobility

Mobility vs. inversion charge

- negligible dependence on channel direction for (100) and (111)
- strong dependence on channel direction for (110)
- weak dependence on P_{inv} at small t_{Si} (but not for (110))
- enhancement factor of (110) and ► (111) increases at small t_{Si}



Departamento de Electrónica y Tecnología

Results: hole mobility



small t_{Si}



(100) - - - (110)/(001)



CMOS Scaling

• SOI: Thickness based & number of gates

(Courtesy of LETI)





Based on the space-mode approximation [Venugopal et al 2002]



Boltzmann Transport Equation

$$\frac{\partial f}{\partial t} + \frac{\vec{p}}{m} \cdot \nabla_{\vec{r}} f + \vec{F} \cdot \nabla_{\vec{p}} f = \left. \frac{\partial f}{\partial t} \right|_{coll}$$

Poisson's Equation

$$\nabla\left(\mathbf{\epsilon}\nabla V(x,z)\right) = -\rho(x,z)$$

Schrödinger Equation

$$-\frac{\hbar^2}{2m_z^*}\frac{\partial^2}{\partial z^2}\Psi_j(z) - qV(z)\Psi_j(z) = E_j\Psi_j(z)$$



Model Validation From C. Fenouillet-Beranger et al, SSE 54 (2010) 849–854





Model Validation From C. Fenouillet-Beranger et al, SSE 54 (2010) 849–854

- $\begin{array}{l} \diamond \quad L_{G}=33nm \\ \diamond \quad Midgap \ metal \ gate \\ \diamond \quad T_{high-k}=2.2nm \\ \diamond \quad T_{SiO2}=1.6nm \\ \diamond \quad T_{Si}=8nm \\ \diamond \quad Lightly \ doped \ channel \end{array}$
- ♦ Gaussian doping profiles in S/D
- \diamond T_{BOX}=10nm





Model Validation

From C. Fenouillet-Beranger et al, SSE 54 (2010) 849-854





FDSOI, DGSOI, VMT including steady state and transient simulations



Charge distribution along the channel: SOI versus Bulk









Outline

- A. Carrier transport properties in DGSOI
 - 1. Volume inversion.
 - 2. Electron mobility.
 - 3. Crystallographic orientation.
 - 4. Strained channels.
 - 5. Hole mobility.
- B. Ensemble Monte Carlo simulation
 - 1. Quantum corrections.
 - 2. Multisubband Monte Carlo simulations

C. Multigate nanowires



Multigate transistors

Silicon substrate in the nanometer range $H_{Si} = W_{Si} < 20$ nm



Multi-Gate transistors: 2D confinement



MUGate: Quantum effects

Electron Distribution in a Trigate MOSFET $H_{Si} = W_{Si} = 10$ nm; $T_{ox} = 2$ nm; $V_{G} = 1V$





Classical $n_{max} = 2 \times 10^{20} \text{cm}^{-3}$ Quantum $n_{max} = 2.5 \times 10^{19} \text{cm}^{-3}$



MUGate:Quantum effects

Top view of the electron distribution in a Trigate MOS





MUGate:1D Electron transport



partamento de Electrónica y Tecnología Computadores
MUGate:1D Electron transport

Device under study: Quantum Wire with square cross section $H_{Si} = W_{Si}$ and different crystallographic orientations



 $H_{Si} = W_{Si} = 15$ nm; 10nm; 5nm

```
Gate voltage = [0.2, 1.5]V
```

```
Undoped substrate, \phi_m = 4.61eV
```

Energy values & Wave functions necessary to get 95% of the total charge \rightarrow H_{Si} = W_{Si} > 15nm \rightarrow High number of E_n & $\psi_{v}(y,z)$.



MUGate:1D Electron transport

 Phonon-limited mobility in a square wire with different orientations (YZ-plane)/[z-direction]:

> There is a strong dependence on the size and on the orientation



MUGate:1D Electron transport

Phonon-limited mobility in (100)/[001] devices with different geometries:









The alternative: FB-1T-DRAM



Reference Device



2D SRH Band to Band tunneling Impact Ionization T=25°C



Transient simulation



Transient simulation





Conclusions

• Simulation is an important and necessary tool for today's devices.

• It's a very complex task when you deal with real devices, but it can be faced at different complexity levels.

• It provide us with information with help us to better understand and improve our devices.



Thank you for your attention

fgamiz@ugr.es



Acknowledgments



EUROSOI+ project NANOSIL Spanish Ministry for Research Junta de Andalucia University of Granada



