


Effects of In_{0.53}Ga_{0.47}As Surface Preparation on Electrical Characteristics of MOS Devices

Tokyo Tech. FRC¹, Tokyo Tech. IGSS² O.Zade¹, T. Kanda¹, T. Hosoi¹, K. Kakushima², P.Ahmet¹, K.Tsutsui², A. Nishiyama², N. Sugi², K. Natori¹, T. Hattori¹, H. Iwai¹

Background

Limits of Si



Points of Improvement:

- 1 Switching speed
- 2 Density
- 3 Power


22nm node and below

Parasitic charge interference with channel charge
 Gate delay increases
 $C_{ox} \cdot V_{CC}/I_{ON}$

Increasing carrier mobility can increase the drive current at low bias voltage to reduce the gate delay


Si replacements are considered for 15nm node and beyond

High Mobility Material



In-rich content reduces the band-gap thus carriers can accumulate in the channel at lower voltages

Less power consumption




gate stack high-k requirements

- Thermal stability
- Sufficient band offset with semiconductor conduction band
- Low interface trap density

Extremely challenging to reduce D_{it}

Low fermi-level response
 Frequency dispersion, high SS, Low drive current

Purpose




Optimizing high-k/In_{0.53}Ga_{0.47}As interface for improved electrical properties

Surface treatment prior to high-k deposition

- S passivation
- Monolayer Si coating


Deposition and annealing condition investigation

Experimental Method



Results



Surface wet-treatment



Optimizing Surface

Deposition conditions


sample condition	pre-depo		depo	
	V.A. at 430°C for 30min	100°C	100°C in oxygen ambient (10 ⁻³ Pa)	300°C
Sample I (La2O3-16nm)		✓		
Sample II (HMDS-16nm)	✓	✓		
Sample III (HMDS-8nm)	✓		✓ (>0.5 nm)	✓ (<0.5 nm)



Accumulation and inversion frequency dispersion reduction

Discussion


Interface States Issues



Effective when $C_{ox} > qD_{it}$

C_{ox} needs to increase

Balance between leakage current and C_{ox}



Effective Mid-gap states reduction

Conclusion

III-V Semiconductor strong candidate for high performance devices
 -high electron mobility (injection velocity)
 -low power dissipation

Major Challenges

- stable gate stack with unpinned Fermi level interface
- Modeling interface states for better understanding of their origins
- low resistance source and drain formation for MOSFET structure

Progress

-improvement of high-k/semiconductor Interface has been achieved by surface treatment and altering deposition and annealing conditions