





Observation of Tunneling FET operation in MOSFET with NiSi/Si Schottky source/channel interface

Tokyo Tech. FRC¹, Tokyo Tech. IGSSE² Y. Wu¹, N. shigemori¹ S. Sato¹, K. Kakushima², P. Ahmet¹, K. Tsutsui², A. Nishiyama², N. Sugii², K. Natori¹, T. Hattori¹, H. Iwai¹







Scale (t_{ox} , L, W)	V, I, Delay	Power
1/K	1/K	1/K ²



· UTSOI & high-k Technology
· GAA, Nanowire architecture





· new process or new principle




Tunneling Current

silicide Source Si Drain silicide

- ✓ Lowering parasitic resistance Larger ON Current
- ✓ Can modulate Schottky Barrier Device design is flexible
- ✓ Metal/Si Source/Drain contact Smaller short channel effect




Good p-type transistor operation confirmed




ON current depended on temperature

Thermal emission current was suppressed at low temperature (<~100K)



Subthreshold slope independence on temperature at <150K
majority conduction mechanism is tunneling



Expression of schottky barrier tunneling current:

$$J = J_0 \exp\left[-\frac{4\sqrt{2m^*}(q\phi_B)^{3/2}}{3qhE}\right]$$

Decrease of

- ϕ_B : Schottky barrier heights (by silicide selection, impurity interface segregation)
- m^* : effective mass (by strain, use other substrate types)

Increase of

- E_s : electrical field at source edge (by larger dopant concentration)

Schottky barrier p-type transistor with NiSi source having appreciable encroachment under the gate region was successfully fabricated.

Tunneling component was confirmed through Low temperature operation of the transistor characteristics at around 150K.

Increase in On tunnel current is pursued through Schottky barrier modification, m^* decrease or electric field increase at source edge region.