




Vertically-Stacked Nanowire Transistors for future CMOS

Tokyo Tech. FRC¹, Tokyo Tech. IGSSE², CEA-LETI³, INPG⁴,
O.K. Tachi¹, K. Kakushima², T. Ernst³, S. Cristoloveanu⁴, H. Iwai¹

Introduction

CMOS scaling




Problems

- Gate leakage (Thin gate oxide)
→ **High-k/Metal gate**
- Mobility degradation (high-channel doping)
→ **Strained Channel**
- Short-channel effects (V_{TH} roll-off, SS and DIBL degradation)
→ **Multi-gate structure**

Nanowire FETs

- ✓ Good SCEs immunity
- ✓ High current density per layout surface (Vertically-stacking NWs)
- ✓ High mobility? (Low-channel doping)





Purpose

To understand transport properties in vertically-stacked Silicon Nanowire Transistors (SNWTs)


Device fabrication

1. Si/SiGe superlattice selective epitaxy
2. Hard mask SiN deposition
3. Anisotropic etching of Si/SiGe layers
4. Isotropic etching of SiGe
5. Gate stack deposition
6. Gate patterning
7. Implantation
8. Nitride spacers




Results

Device performance




Transport mechanisms



Carrier mobility


1. Size effects



Both electron and hole μ_{eff} have the same degradation tendency with decreasing W_{NW} .


Electron μ_{eff} is strongly limited by μ_{sr} . Hole μ_{eff} is limited by both μ_{sr} and μ_{ph} .

2. Shape effects



H_2 anneal can improve surface roughness, while coulomb scattering increases.

3. Si_{0.8}Ge_{0.2} NWs



Summary

- ✓ We have experimentally investigated the carrier transport limiting factors in vertically-stacked SNWTs.
- ✓ High I_{ON} currents with excellent electrostatic control have been achieved.
- ✓ μ_{sr} decreases with W_{NW} for both elec and hole.
- ✓ Additional surface treatments are needed to cure the damaged Si surface.

References

- K. Tachi et al., IEDM'09
K. Tachi et al., IEDM'10