



# Feasibility study of Ce oxide for resistive RAM application

Tokyo Tech. FRC<sup>1</sup>, Tokyo Tech. IGSSE<sup>2</sup> C. Dou<sup>1</sup>, K. Mukai<sup>1</sup>, K. Kakushima<sup>2</sup>, P.Ahmet<sup>1</sup>, K.Tsutsui<sup>2</sup>, A. Nishiyama<sup>2</sup>, N. Sugii<sup>2</sup>, K. Natori<sup>1</sup>, T. Hattori<sup>1</sup>, H. Iwai<sup>1</sup>

## Background and Motivation

■ RRAM: Resistance Switching Random Access Memory

- nonvolatile
- High speed
- Compatibility with CMOS
- Simple MIM structure
- Low consumption
- Great potential of scaling

Promising candidate for next-generation memory

■ CeO<sub>2</sub>: potential for high-performance RRAM device

- Changeable valence number (Ce<sup>3+</sup> and Ce<sup>4+</sup>)
- Fluorite structure ⇒ high conductivity of oxygen ions [1]
- Reactivity with Si to form amorphous Ce-silicate [2]

High performance RRAM based on Cerium oxide and Si buffer layer

## 1 Model for switching mechanism

Formation of oxygen vacancies:  
 $2CeO_2 \xrightarrow{-2e^-} Ce_2O_3 + \frac{1}{2}O_2 + Vo^-$

oxygen vacancies drift under electric field

elimination of oxygen vacancies:  
 $Ce_2O_3 + \frac{1}{2}O_2 + Vo^- \xrightarrow{+2e^-} 2CeO_2$

Initial state: on state (LRS)

Forming process

off state (HRS)

## Device design

n<sup>+</sup>-Si wafer (0.02 <math>\Omega\text{cm}</math>)

- Cleaning (SPM + DHF)
- Growth of SiO<sub>2</sub> insulator (thermal oxidation)
- Patterning contact window
- Deposition of TiN bottom electrode (RF sputter)
- Deposition of Si buffer layer (RF sputter)
- Deposition of CeO<sub>2</sub> switching layer (electron beam)
- Deposition of W top electrode (RF sputter)
- Electrode patterning process
- Evaporation of Al back contact
- Annealing 400°C, 30s, N<sub>2</sub>

Materials and structure are suitable for practical application

## 2 Results of W/CeO<sub>2</sub>/Si/TiN structure

Current (A) vs Bias (V) (C.C = 1mA)

Resistance (Ω) vs Switching Cycle

Read@0.5V, R.T.  
 HRS@LRS1 = 9.5  
 HRS2@LRS20 = 1.5

Window = 10

By inserting Si buffer layer:

- Forming process can be finished at lower voltage, results in protect devices from break down
- A stable window (AVG=18) in 50times switching is achieved

Formation of Ce-silicate  
 $CeO_2 + Si \rightarrow CeSiO_4 + 2Vo^-$   
 $Ce_2O_3 + Si \rightarrow Ce_2SiO_5 + 2Vo^-$

Initial state

## Results of W/CeO<sub>2</sub>/TiN structure

Current (A) vs Bias (V) (C.C = 1mA)

Resistance (Ω) vs Switching Cycle

Read@0.5V, R.T.  
 HRS@LRS1 = 9.5  
 HRS2@LRS20 = 1.5

Window = 10

For resistance change of W/CeO<sub>2</sub>/TiN:

- Forming process is necessary
- Bipolar switching behaviors
- As electrode areas scales, window gets large
- Endurance characteristics is worse

## 3 Summary

- W/CeO<sub>2</sub>/TiN shows a bipolar resistance switching behavior, large forming voltage is necessary and endurance characteristics is worse.
- Its switching behavior can be explained by the formation and rupture of the filament composed by oxygen vacancies.
- By formation of silicate, Si buffer layer can introduce additional oxygen vacancies into the materials, which helps devices switch under lower voltage, enlarges its window and improves endurance characteristics.

Reference:

[1] P. Gao et al., Micron, 41, p.301-305(2010)  
 [2] K. Kakushima et al., VLSI Tech. Dig. p.69-70(2010).