




第一回複合創造領域シンポジウム

Towards High Performance III-V MOSFET, A Study on high-k Gate Stacks on In_{0.53}Ga_{0.47}As

Tokyo Tech. FRC¹, Tokyo Tech. IGSSE² D.Zade¹, T. Kanda¹, T. Hosoi¹, K. Kakushima², P.Ahmet¹, K.Tsutsui², A. Nishiyama², N. Sugii², K. Natori¹, T. Hattori¹, H. Iwai¹

Background

limits of Si



Points of Improvement:

- Switching speed
- Density
- Power

↓ 22nm node and below

Parasitic charge interference with channel charge

Gate delay $\sim C_{ox} \cdot V_{CC} / I_{ON} \uparrow$

Si replacements are considered for 15nm node and beyond


High Mobility Material

Parameter	Units	Si	GaAs	In _{0.53} Ga _{0.47} As	InAs	InSb
μ_n at $n_s = 1E12 \text{ cm}^{-2}$	$\text{cm}^2/\text{V}\cdot\text{s}$	300	7,000	10,000	15,000	30,000
Bulk μ_n	$\text{cm}^2/\text{V}\cdot\text{s}$	450	400	200	450	1,250
E_g	eV	1.11	1.43	0.7	0.38	0.17


High mobility channel material (Indium contentを増やすことで移動度は増加)
Increasing carrier mobility can increase the drive current at
(In_{0.53}GaAs $\sim 10,000 \text{ cm}^2/\text{Vs}$, In_{0.53}GaAs $\sim 11,000 \text{ cm}^2/\text{Vs}$)
low bias voltage to reduce the gate delay time

Superior intrinsic speed

低 supply voltage ($V_{cc} = 0.5\text{V}$) \Rightarrow low power consumption



Purpose




Important Transistor Factors


- ON current (I_{ON})
- OFF current (I_{OFF})
- V_T (Threshold Voltage)
- Subthreshold Swing (SS)
- Gate Capacitance
- Operating voltage (V_{DD})

Achieving High Performance III-V MOSFET


Experimental Method




Results




Optimizing Surface




Discussion



Interface States Issues



Conclusion



Towards III-V MOSFET

Effective when $C_{ox} > qD_{it}$

High interface states at mid-gap

High bandgap-lower k material might be necessary for surface passivation

III-V Semiconductor strong candidate for high performance devices
-high electron mobility (injection velocity)

Major Challenges

- stable gate stack with unpinned Fermi level interface
- Modeling interface states for better understanding
- low resistance source and drain formation

Progress

- much improvement with pre- and post-deposition control
- much more work remains for improvement