2010 Master thesis

Electrical Characteristics of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOS Device with High-$k$ Gate Dielectrics

Supervisor
Professor Hiroshi Iwai

Department of Electronics and Applied physics
Interdisciplinary Graduate School of Science and Engineering
Tokyo Institute of Technology

08M36327
Kiyohisa Funamizu
Contents

Chapter 1. Introduction

1.1 Perspective on CMOS Technology-----------------p 6
1.2 Motivation of Implementing III-V Materials in Si CMOS platform--------------------------------------------p 9
1.3 Requirements in Gate Dielectrics -----------------p10
1.1.3 High-k Gate Materials-----------------------------p12
1.1.4 Purpose of This Work-------------------------------p16

Chapter 2. Fabrication and Characterization Method

2.1 Experimental----------------------------------------p18
   2.1.1. Fabrication flow for In_{0.53}Ga_{0.47}As MOS Capacitor with high-k gate insulator---------------------------------------------p18
   2.1.2. Molecular Beam Epitaxy (MBE)-----------------------p20
   2.1.3. RF Sputtering -------------------------------------p20
2.1.4. Reactive Ion Etching (RIE) .................................p21
2.1.5. Rapid Thermal Annealing (RTA) Method............... p21
2.2.6. Al deposition by vacuum evaporation method.........p22

2.2. Measurement Method -------------------------------p23
  2.5.1. C-V measurement .............................................p23
  2.5.2. $J_g-V$ measurement ........................................p26
  2.5.3. $D_{it}$ measurement ~Conductance Method~ ........p27

Chapter 3. Electrical Characteristics of
In$_{0.53}$Ga$_{0.47}$As MOS capacitor

3.1 Introduction---------------------------------------------p32
3.2 Physical analysis ~XPS and TEM-EDX~-------------------p32
3.3 Leakage current density-------------------------------p36
3.4 C-V characteristics-------------------------------------p38
3.5 Frequency dispersion in CV curve------------------------p41
3.6 Interfacial state density-------------------------------p44

Chapter 4. Conclusion
4.1 Conclusion of this study-------------------------------p47
4.2 Recommendation for future work------------------------p47

References---------------------------------------------------------------p49

Acknowledgement----------------------------------------------------------p51
Chapter 1

Introduction
1.1. Perspective on CMOS Technology

Recently, Evolution of Information Technology (IT) is remarkable. For example, PC, cell phone and internet which we usually use are essential for our lives. These products are realized by striking progress in ultra-large-scale integration (ULSI) technology. The Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs) are the basic and fundamental building block of the modern ULSI integrated circuits (ICs). To achieve high performance of ULSI, it is necessary to miniaturize the MOSFET with the scaling method. The miniaturizing is a trend that has been continued for long time in the semiconductor industry. It’s considered that the scaling will continue in accordance with Moore’s Law using silicon-based technology. This law notes that the device feature size decreases each year and the number of transistors on a LSI doubled every two years. The International Technology Roadmap for Semiconductor (ITRS) [figure1.1] defines how the device parameters are scaled for the next technology node [1.1]. A simple description of miniaturization with scaling factor of $\kappa$ is shown in Figure 1.2 and Table 1.1. To gain $\kappa$ times of the device performance, the physical device dimensions are reduced by k times, while the electrical parameters are increased by $\kappa$ times. After that time, Si-based devices with traditional structure are approaching its fundamental scaling limits. So, using alternative materials are expected to break through the limit of Si-based CMOS. III-V compound semiconductor is one of the most promising candidates for an alternative channel material, due to its high electron mobility.
Figure 1.1 EOT scaling road map of various structures MOS transistors (ITRS2008).
Table 1.1 Scaling of MOSFET by a scaling factor of $k$

<table>
<thead>
<tr>
<th>Quantity</th>
<th>Before Scaling</th>
<th>After Scaling ($k$=1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel Length</td>
<td>$L$</td>
<td>$L/k$</td>
</tr>
<tr>
<td>Channel Width</td>
<td>$W$</td>
<td>$W/k$</td>
</tr>
<tr>
<td>Device Area</td>
<td>$A$</td>
<td>$A/k^2$</td>
</tr>
<tr>
<td>Gate Oxide Thickness</td>
<td>$t_{ox}$</td>
<td>$t_{ox}/k$</td>
</tr>
<tr>
<td>Gate Capacitance per Unit Area</td>
<td>$C_{ox}$</td>
<td>$C_{ox}/k$</td>
</tr>
<tr>
<td>Junction Depth</td>
<td>$X_j$</td>
<td>$X_j/k$</td>
</tr>
<tr>
<td>Power Supply Voltage</td>
<td>$V_{DD}$</td>
<td>$V_{DD}/k$</td>
</tr>
<tr>
<td>Threshold Voltage</td>
<td>$V_{th}$</td>
<td>$V_{th}/k$</td>
</tr>
<tr>
<td>Delay Time</td>
<td>$t_d$</td>
<td>$t_d/k$</td>
</tr>
<tr>
<td>Required Power</td>
<td>$V_{DDI}$</td>
<td>$V_{DDI}/k^2$</td>
</tr>
<tr>
<td>Doping Densities</td>
<td>$N_A$ $N_D$</td>
<td>$N_A<em>k$ $N_D</em>k$</td>
</tr>
</tbody>
</table>
1.2 Motivation of implementing III-V materials in Si CMOS platform

The increasing demand for high speed and low power device has pushed Si-based transistors to scale down to the limit. III-V compound semiconductors such as InGaAs has higher electron mobility than that of Si, as listed in Table 1.1 [1.1], and are being actively evaluated in research for one of the promising candidate which can enhance the metal-oxide-semiconductor field-effect-transistor (MOSFET) performance. The high electron mobility and velocity may allow a logic device operate much faster but at lower power than modern silicon devices. This is the most important reason that III-V materials have been required as the channel of MOS transistors. Among III-V semiconductor substrates, InGaAs has been used as a channel and barrier layer material and embraced the advantages of higher electron mobility and moderate band gap as compared to Si[1.2-1.4]. However, the lack of highly reliable insulators on InGaAs makes it difficult to form InGaAs MOS device in contrast to Si based CMOS device.[1.5~1.11] Therefore, it is really anticipated to find out the device-quality gate insulator for InGaAs MOS devices.
1.3 Requirements in Gate Dielectrics

In CMOS technology, SiO$_2$ has been used as gate dielectric for more than 30 years. As a gate dielectric, silicon dioxide (SiO$_2$), most widely used in CMOS integrated circuits, has many prominent advantages, including a low interface state density (e.g. $D_{it} \sim 10^{10}$ cm$^{-2}$eV$^{-1}$), a good thermal stability in contact with silicon (Si), a large energy band gap and the large energy band offsets in reference to Si. However, recent downsizing has made gate leakage current extremely large. Figure 1.2 shows the relationships between gate leakage current density and EOT (Equivalent Oxide Thickness). Therefore, as substitution of SiO$_2$, high-k dielectric materials have attracted extensive attention in the last decade due to their great potential for maintaining further down-scaling in equivalent oxide thickness (EOT) with a physically thicker film and a low dielectric leakage current. Figure 1.3 represents the schematic description of differences between the cases using SiO$_2$ and high-k material for gate insulator. Relationship between physical thickness of SiO$_2$ and high-k gate oxide obtained by same gate capacitance.
value \( C \) is written as,

\[
C = \frac{\varepsilon_{\text{high-}k}}{t_{\text{high-}k}} = \frac{\varepsilon_{\text{SiO}_2}}{t_{\text{EOT}}}
\]

where \( \varepsilon_{\text{high-}k} \) is the dielectric constant of high-k materials, \( t_{\text{high-}k} \) is the physical thickness of high-k gate oxide, \( \varepsilon_{\text{SiO}_2} \) is the dielectric constant of SiO\(_2\)(=3.9). EOT (Equivalent-Oxide-Thickness) is expressed as,

\[
T_{\text{EOT}} = \frac{\varepsilon_{\text{SiO}_2}}{\varepsilon_{\text{high-}k}} T_{\text{phy}}
\]

where \( T_{\text{phy}} \) is the physical thickness of gate oxide.

Figure 1.2 represents the schematic description of differences between the cases using SiO\(_2\) and high-k material for gate insulator.
1.3. High-k Gate Materials

The possible candidate of several metal oxides system for the use of gate dielectric materials is shown in white spaces of Table 1.2.

Figure 1.3 Schematic description of difference between the cases using (a) SiO$_2$ and (b) High-k for the gate insulator in the MOS structure.
Table 1.2 Candidates for the metal, oxide of which has possibility to be used as high-k gate insulator on periodic table.

As shown in Figure 1.4, many papers on high-k materials are submitted in the primary conferences up to 2002. However, from 2003 to now, the candidate of high-k materials have narrowed down.

Hf-based oxide has been considered as one of the most promising candidates because of a high dielectric constant (k ~ 20-25), low bulk trap densities and fixed charges, a large energy band gap (~ 6 eV) and the large band offsets (> 1.5 eV). Actually, Intel announced that the hafnium-based oxide and metal gate electrodes would be put into production for their 45 nm generation in 2007.
Figure 1.4 Recent trends of high-k reports which had been reported in VLSI symposium and IEDM symposium.

Generally, the interfacial state density of the interface between high-k gate dielectric and semiconductor is not good. A high interfacial state density causes some degradation of electrical characteristics. So, in the case of Si-MOS, SiO₂ which has a low interface state density on Si-substrate is inserted as an interfacial layer.

On the other hand, rare earth oxide (RE) such as La₂O₃ is also one of candidates as an insulator due to high dielectric constant and lower interfacial state density relatively. RE oxides react with Si to form RE-silicate by annealing. RE-silicate layers generally have
dielectric constants more than 8, so that a directly contact structure can be easily achieved with lower interfacial state density and EOT.

However, InGaAs MOS devices with RE-oxide as gate dielectric has not been reported enough.

Figure 1.5 interfacial reaction of (a) Hf-based MOS structure (b) La$_2$O$_3$ MOS structure
1.4. Purpose of this study

InGaAs MOSFET is one of the promising candidates for next generation devices, thanks to its high electron mobility compared to that of Si. To achieve a high performing InGaAs MOSFET with low leakage current, high-k materials with proper interfacial quality should be investigated. In this work, MOS capacitors of In$_{0.53}$Ga$_{0.47}$As with high-k materials (HfO$_2$, La$_2$O$_3$, PrO$_x$ and CeO$_x$) which can be attracted for future MOS-devices have been fabricated and the electrical characteristics are measured.

Figure 1.6 InGaAs MOS structure in this study. Various high-k materials were used for insulator
【Chapter 2】

Fabrication and Characterization Method
2.1 Experimental

2.1.1 Fabrication flow for In$_{0.53}$Ga$_{0.47}$As MOS Capacitors with high-k insulator

Figure 2.1 summarizes device fabrication flow of InGaAs MOS capacitor. InGaAs MOS capacitor was fabricated on a n-type In$_{0.53}$Ga$_{0.47}$As substrate, epitaxially grown on a n-type InP substrate. (Density of Si dopant was 5×10$^{17}$ cm$^{-3}$). On the substrate dipped in HF, high-k gate materials (HfO$_2$, La$_2$O$_3$, PrO$_x$, CeO$_x$) were deposited by electron-beam deposition in an ultra high vacuum at a pressure of 10$^{-8}$ Pa. After high-k deposition, 60 nm-thick tungsten (W) was in-situ deposited using sputtering without exposing the wafers to air in order to avoid any moisture or carbon-related contamination absorption. W was patterned by reactive ion etching (RIE) using SF$_6$ chemistry to form gate electrode for MOS capacitors. Wafers were then post-metallization annealed (PMA) using a rapid thermal annealing (RTA) furnace in forming gas (F.G) (N$_2$:H$_2$=97%:3%) ambient at 300, 400, 500$^\circ$C respectively. Finally, Al back contacts were formed. The device structure is shown in figure 2.2.
**Figure 2.1 Fabrication process flows of high-k gated MOS capacitors**

- HF cleaning
- High-k e-beam deposition
  - *in situ*
- Tungsten (W) deposition by sputtering
- Reactive ion etching (RIE) of W gate
- Backside Al contact
- Annealing in F.G for 5 min.

**Figure 2.2 Schematic illustration of fabricated MOSCAP of W/high-k/InGaAs**

- W (60nm)
- High-k
- N-In$_{0.53}$Ga$_{0.47}$As
- N-InP
- Al(50nm)
2.1.2 Molecular Beam Epitaxy (MBE)

High-k gate dielectrics were deposited in ultra high vacuum by electron-beam evaporation method. The background pressure in growth chamber reached as high as 10-8 Pa and was approximately 10-7 Pa during deposition. In the chamber, a sintered high-k target, which is evaporation source, is irradiated with electron beam accelerated by 5 kV. The target is heated up. Then ultra thin LaO<sub>x</sub> film is deposited on the In<sub>0.53</sub>Ga<sub>0.47</sub>As-substrate. Physical thickness of the film is monitored with a film thickness counter using crystal oscillator. The temperature of the substrate is controlled by a substrate heater and is measured by a thermocouple.

![Figure 2.3 Schematic model of molecular beam epitaxy](image)

2.1.3. RF Sputtering

In this experiment, gate metals W was deposited using RF sputtering. The base pressure of sputtering chamber was maintained to be 10<sup>-7</sup> Pa by TRP and RP (shown in Fig.2.7). In sputtering, Ar was flowed into the chamber and the pressure of which was set to be 10<sup>-4</sup> Pa, the AC current power was 150W.
2.1.4. Reactive Ion Etching (RIE)

Reactive Ion Etching (RIE) which uses one of chemical reactive plasma to remove materials deposited on wafers was adopted to etch gate electrode in this study. There are two electrodes in vacuum chamber (in figure 2.4). One is usually connected to ground and gas is put into the chamber and exits to the pump, in this study SF₆ and O₂ are used to remove gate W and resist each. And plasma is generated and ion direct for substrate and remove gate electrode and resist chemically.

![Figure 2.4 Schematic illustration of Reactive Ion Etching (RIE).](image)

2.1.5 Rapid Thermal Annealing (RTA) Method

RTA method was employed for the heat treatments after depositing dielectric films. The annealing process is indispensable to improving defects in dielectric film and at the interface. The samples with gate dielectric were put on silicon subsector and inserted into heat- treating furnace. The ambience in furnace was vacuumed adequately by rotary pump for highly-pure nitrogen or forming gas substitution. And then, nitrogen or forming (in accordance with the purpose) was provided with flow rate of 1.0 l/min and
the samples were annealed at atmospheric pressure. In order to evaluate the electrical or chemical properties, the annealing temperatures ranging from 300-500℃ were made an attempt.

2.1.6 Al deposition by vacuum evaporation method

In this study, Al was used for the backside electrode and Al wiring. Al was deposited by vacuum evaporation method. Al source was set on W boat in the chamber. The large current was passed in the W boat and the W boat was heated by the Joule heat. Because the boiling point of Al and the melting point of W are respectively about 2000℃ and 3400℃ in the atmosphere, the Al source evaporates without the W boat melting. In this way, Al was deposited. The schematic illustration of this deposition is shown in Figure 2.5.

Figure 2.5 the schematic illustration of Al deposition
2.2 Measurement Methods

2.2.1 CV Measurement

$C-V$ characteristic measurements were performed with various frequencies (1kHz ~ 1MHz) by precision LCR meter (HP 4284A, Agilent). The energy band diagram of an MOS capacitor on a p-type substrate is shown in figure 2.6[2.1]. The intrinsic energy level $E_i$ or potential $\phi$ in the neutral part of device is taken as the zero reference potential. The surface potential $\phi_s$ is measured from this reference level. The capacitance is defined as

$$C = \frac{dQ}{dV} \quad \text{......... (2.1)}$$

It is the change of charge due to a change of voltage and is most commonly given in units of farad/units area. During capacitance measurements, a small-signal ac voltage is applied to the device. The resulting charge variation gives rise to the capacitance. Looking at an MOS capacitor from the gate, $C = dQ_G / dV_G$, where $Q_G$ and $V_G$ are the gate charge and the gate voltage. Since the total charge in the device must be zero, assuming no oxide charge, $Q_G = . (Q_S + Q_{it})$, where $Q_S$ is the semiconductor charge, $Q_{it}$ the interface charge. The gate voltage is partially dropped across the oxide and partially across the semiconductor. This gives $V_G = V_{FB} + V_{ox} + \phi_s$, where $V_{FB}$ is the flat band voltage, $V_{ox}$ the oxide voltage, and $\phi_s$ the surface potential, allowing Eq. (2.1) to be rewritten as

$$C = -\frac{dQ_S + dQ_{it}}{dV_{ox} + d\phi_s} \quad \text{......... (2.2)}$$
The semiconductor charge density $Q_S$, consists of hole charge density $Q_p$, space-charge region bulk charge density $Q_b$, and electron charge density $Q_n$. With $Q_S = Q_p + Q_b + Q_n$, Eq.(2.2) becomes

$$C = -\frac{1}{\frac{dV_{ox}}{dQ_S} + \frac{d\phi}{dQ_{it}} + \frac{d\phi}{dQ_p} + \frac{d\phi}{dQ_b} + \frac{d\phi}{dQ_n} + \frac{d\phi}{dQ_{it}}} \quad \ldots \ldots \quad (2.3)$$

Utilizing the general capacitance definition of Eq. (2.1), Eq. (2.3) becomes

$$C = -\frac{1}{C_{ox}} \left( -\frac{1}{C_p + C_b + C_n + C_{it}} \right) = \frac{C_{ox}(C_p + C_b + C_n + C_{it})}{C_{ox}C_p + C_{ox}C_b + C_{ox}C_n + C_{ox}C_{it}} \quad \ldots \ldots \quad (2.4)$$

The positive accumulation $Q_p$ dominates for negative gate voltages for p-substrate devices. For positive $V_G$, the semiconductor charges are negative. The minus sign in Eq. (2.3) cancels in either case. Eq. (2.4) is represented by the equivalent circuit in figure 2.7 (a). For negative gate voltages, the surface is heavily accumulated and $Q_p$ dominates. $C_p$ is very high approaching a short circuit. Hence, the four capacitances are shorted as shown by the heavy line in figure 2.7 (b) and the overall capacitance is $C_{ox}$. For small positive gate voltages, the surface is depleted and the space-charge region charge density, $Q_b = qN_AW$, dominates. Trapped interface charge capacitance also contributes. The total capacitance is the combination of $C_{ox}$ in series with $C_b$ in parallel with $C_{it}$ as shown in figure 2.7 (c). In weak inversion $C_n$ begins to appear. For strong inversion, $C_n$ dominates because $Q_n$ is very high. If $Q_n$ is able to follow the applied ac voltage, the low-frequency equivalent circuit (figure 2.7 (d)) becomes the oxide capacitance again. When the inversion charge is unable to follow the ac voltage, the circuit in figure 2.7 (e) applies in inversion, with $C_b = K_s \varepsilon \text{o} / W_{inv}$ with $W_{inv}$ the inversion space-charge region width.
Figure 2.6 The energy band diagram of an MOS capacitor on a p-type substrate
2.5.2. $J_g$-$V$ measurement

One of the main concepts of replacing the high-$k$ gate dielectrics with SiO$_2$ is to suppress the gate leakage current. Thus, it is enormously important to measure the gate leakage current-voltage ($J$-$V$) characteristics. In addition, the properties of high-$k$ films, such as the barrier height, effective mass, are obtained by analyzing the carrier transport mechanisms from the leakage current. To investigate the voltage and temperature dependence of gate leakage current, it is able to identify the carrier conduction mechanisms experimentally [2.2]. $J$-$V$ characteristics are measured using semiconductor-parameter analyzer (HP4156A, Hewlett-Packard Co. Ltd.).

Figure 2.7 Capacitances of an MOS capacitor for various bias conditions.
2.5.3. $D_{it}$ measurement ~ conductance method~

The conductance method, proposed by Nicollian and Goetzberger in 1967, is one of the most sensitive methods to determine $D_{it}$. Interface trap densities of $10^9 \text{cm}^{-2}\text{eV}^{-1}$ and lower can be measured. It is also the most complete method, because it yields $D_{it}$ in the depletion and weak inversion portion of the band gap, the capture cross-sections for majority carriers, and information about surface potential fluctuation. The technique is based on measuring the equivalent parallel conductance $G_p$ of an MOS capacitor as a function of bias voltage and frequency. The conductance, representing the loss mechanism due to interface trap capture and emission of carriers, is a measure of the interface trap density. The simplified equivalent circuit of an MOS capacitor appropriate for the conductance method is shown in Figure 2.8 (a).

![Equivalent circuits for conductance measurement](image)

**Figure. 2.8 Equivalent circuits for conductance measurement; (a) MOS capacitor with interface trap time constant $\tau_{it} = R_{it}C_{it}$, (b) simplified circuit of (a), (c) measured circuit.**
It consists of the oxide capacitance $C_{ox}$, the semiconductor capacitance $C_S$, and the interface trao capacitance $C_{it}$. The capture-emission of carriers by $D_{it}$ is a lossy process, represented by the resistance $R_{it}$. It is convenient to replace the circuit of Figure 2.8 (a) by that in Figure 2.8 (b), where $C_p$ and $G_p$ are given by

$$C_p = C_S + \frac{C_{it}}{1 + \left(\frac{\omega \tau_{it}}{2}\right)^2} \quad \quad \quad \quad (2.6)$$

$$\frac{G_p}{\omega} = \frac{q \omega \tau_{it} D_{it}}{1 + \left(\frac{\omega \tau_{it}}{2}\right)^2} \quad \quad \quad \quad (2.7)$$

where $C_{it} = q 2 D_{it}$, $\omega = 2 \pi f$ ($f =$ measurement frequency) and $\tau_{it} = R_{it} C_{it}$.

Dividing $G_p$ by $\omega$ makes Eq. (2.7) symmetrical in $\omega \tau_{it}$. Eq. (2.6) and Eq. (2.7) are for interface traps with a single energy level in the band gap. Interface traps at the SiO$_2$-Si interface, however, are continuously distributed in energy throughout the Si band gap. Capture and emission occurs primarily by trap located within a few kT/q above and below the Fermi level, leading to a time constant dispersion and giving the normalized conductance as

$$\frac{G_p}{\omega} = \frac{q D_{it}}{2 \omega \tau_{it}^2} \ln\left[1 + \left(\frac{\omega \tau_{it}}{2}\right)^2\right] \quad \quad \quad \quad (2.8)$$

Equations (2.7) and (2.8) show that the conductance is easier to interpret than the capacitance, because Eq. (2.7) does not require $C_S$. The conductance is measured as a function of frequency and plotted as $G_p/\omega$ versus $\omega$. $G_p/\omega$ has a maximum at $\omega = 1 \tau$ and at that maximum $D_{it} = 2G_p/q \omega$. For Eq. (2.8) we find $\omega = 2 \tau$ and $D_{it} = 2.5G_p/q \omega$ at the maximum. Hence we determine $D_{it}$ from the maximum $G_p/\omega$ and
determine $\tau$ it from $\omega$ at the peak conductance location on the $\omega$-axis. $G_p/\omega$ versus $f$ plots, calculated according to Eq. (2.7) and (2.8). Experimental $G_p/\omega$ versus $\omega$ curves are generally broader than predicted by Eq. (6.49), attributed to interface trap time constant dispersion caused by surface potential fluctuations due to non-uniformities in oxide charge and interface traps as well as doping density. Surface potential fluctuations are more pronounced in $p$-Si than in $n$-Si. Surface potential fluctuations complicate the analysis of the experimental data. When such fluctuations are taken into account, Eq. (2.8) becomes

$$\frac{G_p}{\omega} = \frac{q}{2} \int_{-\infty}^{\infty} \frac{D_{it}}{\omega \tau_{it}} \ln\left[1 + \left(\frac{\omega \tau_{it}}{\omega \tau_{it}}\right)^2\right] P(U_s) dU_s \quad \ldots \quad (2.9)$$

where $P(U_s)$ is a probability distribution of the surface potential fluctuation given by

$$P(U_s) = \frac{1}{\sqrt{2\pi}\sigma^2} \exp\left(-\frac{(U_s - \overline{U}_s)^2}{2\sigma^2}\right) \quad \ldots \quad (2.10)$$

with $\overline{U}$ and $\sigma$ the normalized mean surface potential and standard deviation, respectively. An approximate expression giving the interface trap density in terms of the measured maximum conductance is

$$D_{it} \approx \frac{2.5}{q} \left(\frac{G_p}{\omega}\right)_{\text{max}} \quad \ldots \quad (2.11)$$
Capacitance meters generally assume the device to consist of the parallel $Cm$-$Gm$ combination in Figure 2.8 (c). A circuit comparison of Figure 2.8 (b) to Figure 2.8 (c) gives $Gp/\omega$ in terms of the measured capacitance $Cm$, the oxide capacitance, and the measured conductance $Gm$ as

$$\frac{Gp}{\omega} = \frac{\omega Gm C^2_{ox}}{G^2_m + \omega^2 (C^{'ox} - C^{'m})^2} \quad \ldots \ldots \quad (2.12)$$

assuming negligible series resistance. The conductance measurement must be carried out over a wide frequency range. The portion of the band gap probed by conductance measurements is typically from flat band to weak inversion. The measurement frequency should be accurately determined and the signal amplitude should be kept at around 50mV or less to prevent harmonics of the signal frequency giving rise to spurious conductance. The conductance depends only on the device area for a given $Dit$. However, a capacitor with thin oxide has a high capacitance relative to the conductance, especially for low $Dit$ and the resolution of the capacitance meter is dominates by the out-of-phase capacitive current component. Reducing $Cox$ by increasing the oxide thickness helps this measurement problem.
【Chapter 3】

Electrical characteristics of In$_{0.53}$Ga$_{0.47}$As MOS capacitors with high-k gate dielectrics
3.1 Introduction

Hf-based oxide is now commercially used in Si CMOS devices. However, HfO$_2$ on InGaAs exhibits large frequency dispersion, high interfacial state density, and relatively low capacitance. Therefore, new high-$k$ materials suitable for InGaAs MOS device are necessary. RE-oxide such as La$_2$O$_3$, which has higher $k$-value (as shown table 3.1) and lower interfacial state density than that of HfO$_2$ on Si-MOS, is one of candidate as an insulator for InGaAs MOS. However, InGaAs MOS devices with RE-oxides as gate dielectric have not been reported enough. In this chapter, we investigate electrical property of In$_{0.53}$Ga$_{0.47}$As MOS capacitor with RE-oxide and compare with HfO$_2$ capacitor.

<table>
<thead>
<tr>
<th>Oxide</th>
<th>k</th>
<th>Eg(eV)</th>
</tr>
</thead>
<tbody>
<tr>
<td>HfO$_2$</td>
<td>20</td>
<td>5.3</td>
</tr>
<tr>
<td>La$_2$O$_3$</td>
<td>24</td>
<td>5.5</td>
</tr>
<tr>
<td>PrO$_x$</td>
<td>32</td>
<td>5.5</td>
</tr>
<tr>
<td>CeO$_x$</td>
<td>38</td>
<td>3.2</td>
</tr>
</tbody>
</table>

3.2 Physical analysis ~XPS, TEM-EDX~

The chemical bonding states were analyzed by angle resolved XPS from 90 to 15 degree as shown figure 3.1. From As 3d spectrum, it has been revealed that there are oxidized As in the film. The intensity ratio of La 3d to oxidized As 3d as well as La 3d to un-oxidized As 3d are shown in this figure. From the weak dependence on take off angle, it can be concluded that As atoms were diffused from the substrate and are uniformly distributed in La$_2$O$_3$. 

32
layer. The diffusion of As atoms can be one of the reason for explaining the measured large leakage current.

Figure 3.2.1 As 3d spectrum of La$_2$O$_3$/In$_{0.53}$Ga$_{0.47}$As

Figure 3.2.2 TOA dependent proportion of AsOx and As
We also tried to see the behavior of the atom diffusion from the substrate with Ce-oxide film, which is one of a rare earth oxides same as La$_2$O$_3$ and PrO$_x$. We observed an interfacial layer between Ce-oxide and substrate. From EDX analysis, all the elements from the substrate were detected from Ce-oxide layer.

Next, figure 3.2.4 shows TEM image of the sample with HfO$_2$ gate oxide. An interfacial layer, which has bright contrast in the image, between HfO$_2$ and substrate was observed. From EDX analysis of the HfO$_2$ layer, no atom from the substrate was observed. Therefore, the diffusion of the atoms from the substrate can be suppressed with the use of HfO$_2$ layer.
Figure 3.2.4 TEM images and EDX analysis of HfO$_2$/In$_{0.53}$Ga$_{0.47}$As

No As was detected in HfO$_2$ layer

Figure 3.2.5 is the summary of the interfacial reaction model with HfO$_2$ and RE-oxide. After annealing, an interfacial layer is formed for both HfO$_2$ and RE-oxide capacitor. Some of the atoms from the substrate still continue to diffuse into oxide for RE-oxide case. However for HfO$_2$, the diffusion of atoms from the substrate is suppressed. The difference in the diffusion constant of the atoms from substrate may be the important property difference between HfO$_2$ and RE-oxide.
3.3 Leakage current density

Figure 3.3.1 and 3.3.2 show $J_g$-$V_g$ characteristics for four capacitors; HfO$_2$ (10nm thick), La$_2$O$_3$ (12nm thick), PrO$_x$ and CeO$_x$ single layers with 300 °C and 500 °C PMA in F.G ambient for 5min. From these figure, we can see that RE-oxide capacitors show larger leakage current than that of HfO$_2$. This is why As diffusion from substrate causes large leakage current. On the other hand, in the annealing condition at PMA500 °C, Leakage current density of fabricated capacitors increase compared to 300 °C. It’s also considered that the amount of As diffusion into insulator increase by high temperature
annealing. Meanwhile, larger leakage current of CeO$_x$ than other RE-oxides is attributed to that smaller band gap of 3.2eV.

Figure 3.1 $J_g$-$V_g$ plots of HfO$_2$, La$_2$O$_3$, PrO$_x$, and CeO$_x$ layer with PMA300°C
3.4 CV Characteristics

Capacitance-Voltage (C-V) measurements are widely used to quantitatively study the MOS structures. There are several important parameters in evaluating high-k dielectrics on novel channel materials, such as hysteresis and frequency dispersion.

Figure 3.4.1~3.4.4 show the C-V characteristics of the fabricated MOS capacitors (HfO$_2$, La$_2$O$_3$, PrO$_x$, CeO$_x$) as a function of PMA temperature. PMA 300°C samples show large C-V hysteresis which indicates the large amount of defects at the high-k oxide/InGaAs interface. On the other hand, as PMA 500°C samples exhibit very small C-V hysteresis, and the value of accumulation capacitance is drastically decreased with increasing the
annealing temperature. The decrement of capacitance value is attributed that interfacial layer is grown at 500 °C in each oxides.

Figure 3.4.1 CV characteristics of HfO₂ (10nm) capacitor
Figure 3.4.2 CV characteristics of La$_2$O$_3$ (12nm) capacitor

Figure 3.4.3 CV characteristics of PrO$_x$ (12nm) capacitor
3.5 Frequency Dispersion in CV curve

The frequency dispersion on accumulation capacitance is also important issue for high-k dielectrics on III-V MOS device. Figure 3.4.5~3.4.8 show the frequency dispersion of the fabricated MOS capacitors (HfO$_2$, La$_2$O$_3$, PrO$_x$, CeO$_x$) at PMA 400°C in frequency range 10 kHz to 1 MHz. In the case of low frequency, carriers can react to its ac voltage which indicate high interface state density, were observed.

In CeO$_x$ capacitor, very large frequency dispersion is exhibited large frequency dispersion. The large frequency dispersion suggests their poor interfacial quality of CeO$_x$ on InGaAs. Meanwhile, PrO$_x$ capacitor shows the lowest frequency dispersion in accumulation range among fabricated samples.
Figure 3.4.5 Frequency dispersion in CV curves of HfO$_2$ capacitor

Figure 3.4.6 Frequency dispersion in CV curves of La$_2$O$_3$ capacitor
Figure 3.4.7 Frequency dispersion in CV curves of PrO$_2$ capacitor

Figure 3.4.8 Frequency dispersion in CV curves of CeO$_2$ capacitor
3.6 Interfacial State density

The values of $D_{it}$ were extracted by the conductance method. Figure 3.4.9 shows the equivalent circuit of MOS capacitor which is used to extract the interface state density. $C_{ox}$ is the capacitance of insulator at accumulation. $C_p$ is the interface-trap capacitance, $G_p$ is the conductance.

![Figure 3.4.9 Equivalent circuit of a MOS capacitor](image)

Figure 3.4.10 shows the interface state density of fabricated MOS capacitors as a function of PMA temperature.

A dependence on PMA temperature is not much observed in La$_2$O$_3$ and CeO$_x$ samples. In the case of PrO$_x$, lower $D_{it}$ of $1.44 \times 10^{12}$ is shown at PMA temperature 500 °C. However, in HfO$_2$ sample, the value of interfacial state density gradually increases. It is considered that the interfacial layer (IL) between HfO$_2$ and InGaAs which has a poor interface quality is grown by high temperature annealing.
These results corresponds to the frequency dispersion of C-V curves as shown in Figure 3.4.5~3.4.8. PrO$_x$ (12nm) capacitor at PMA400$^\circ$C which was observed few frequency dispersion demonstrates the low interface state density compared to other three samples. On the other hand, HfO$_2$ and CeO$_2$ capacitors which was observed large frequency dispersion shows the high interfacial state density of $1.24 \times 10^{13}$ and $8.09 \times 10^{12}$ respectively.

From These results, interfacial state density causes large frequency dispersion in CV curve.

![Graph showing Dit changes as a function of annealing temperature](image)

*Figure. 3.4.10 Dit changes as a function of annealing temperature*
【Chapter 4】

Conclusion
4.1 Conclusion of This Study

In this work, we studied the electrical characteristics of InGaAs MOS device with high-k gate dielectrics. RE-oxide capacitors revealed large leakage current compared to HfO₂. It’s due to the difference of interfacial reaction between HfO₂ and RE-oxide. After annealing, an interfacial layer is formed for RE-oxide capacitor. Some of the atoms from the substrate diffuse into oxide for RE-oxide case. However for HfO₂, the diffusion of atoms from the substrate is suppressed. The difference may be the important property difference between HfO₂ and RE-oxide.

Next, we showed the CV characteristics of each samples. In the case of low temperature annealing, large hysteresis remained. By PMA 500 °C, the hysteresis is dramatically reduced in RE-oxide samples. However, CeOₓ sample has large frequency dispersion due to its high interfacial state density and higher leakage current compared to other two RE-oxide samples. On the other hand, PrOₓ sample exhibited small frequency dispersion, low interfacial state density of \(1.64 \times 10^{12}\) and relatively lower leakage current at PMA500 °C.

4.2 Recommendation for future work

In this study, we mainly focused CV characteristics, leakage current and interfacial state density for RE-oxide. PrOₓ capacitor shows lower \(D_{it}\) compared to HfO₂ which is one of candidate as insulator for InGaAs MOS device. However, interfacial state density is still high. Therefore, further effort is needed. For example, it is necessary to find the optimal conditions of deposition temperature, annealing ambient, annealing temperature and passivation before high-k deposition. I think these optimizing is the key to obstacle
many problems of insulator on InGaAs MOS such as high interfacial state density.
References

[1.1] International Technology Roadmap for Semiconductor (ITRS), 2008 up data


The author would like to thank his supervisor at Tokyo Institute of Technology, Professor Hiroshi Iwai for his excellent guidance and continuous encouragement.

The author is also grateful to Prof. Hiroshi Iwai, Prof. Takeo Hattori, Prof. Kenji Natori, Prof. Akira Nishiyama, Prof. Nobuyuki Sugii, Prof. Kazuo Tsutsui of Tokyo Institute of Technology for reviewing the thesis and for valuable advice.

The author would like to thank Professor Takeo Hattori for his valuable advice on XPS.

The author would like to thank Professor Nobuyuki Sugii very much for his polite instruction, useful advice, and continuous support.

The author would like to thank Associate Professor Kazuo Tsutsui for his valuable discussions.

The author would like to thank Dr. Kuniyuki Kakushima and Dr. Parhat Ahmet for his useful discussions and appropriate advice for this study.

The author would like to thank Mr. Yueh Chiu - Lin for his kind instruction for the experiment.

The author would like to thank all members of Professor Iwai’s Laboratory, for the kind friendship and active many discussions.

The author would like to express sincere gratitude to laboratory secretaries, Ms. M. Karakawa, Ms. A. Matsumoto.
This research was supported by Strategic International Cooperative Program, Japan Science and Technology Agency (JST).

Finally, the author would like to thank his family for their everlasting supports and understanding.

Kiyohisa Funamizu

Yokohama, JAPAN

January 2010