# Electrical Characteristics of La<sub>2</sub>O<sub>3</sub> gated MOS Capacitors with Different Wafer Orientation

H. Nakayama<sup>1</sup>, K. Kakushima<sup>2</sup>, P. Ahmet<sup>1</sup>, K. Tsutsui<sup>2</sup>, N. Sugii<sup>2</sup>, T. Hattori<sup>1</sup> and H. Iwai<sup>1</sup>

 <sup>1</sup>Frontier Research Center, <sup>2</sup>Interdisciplinary Graduate School of Science, Tokyo Institute of Technology
4259, Nagatsuta, Midori-ku, Yokohama 226-8502, Japan Tel: +81-45-924-5847, Fax: +81-45-924-5846 E-mail: nakayama.h.ab@m.titech.ac.jp

# Abstract

The interface and annealing properties of La-silicate/Si interface have been investigated through fabrication of MOS capacitors on Si wafers with different orientations. A slight difference in EOT has been observed, where Si (100) has slightly reduced EOT with small interfacial layer thickness among other orientations. The interfacial state density of Si (100) has also been found to be smaller than other orientations.

# Introduction

Aggressive scaling in MOSFET devices requires the introduction of metal/high-k gate stack [1-2]. To achieve an EOT of 0.5 nm, which is the ultimate specification reported in ITRS roadmap, high-k should be in directly contact with Si substrate without any SiO<sub>2</sub> based interfacial layer. It has been reported that rare earth oxides can achieve a direct contact structure by forming silicates at Si interface [3] and an EOT of 0.5 nm has already been demonstrated [4]. In this paper, we will focus on the interface properties of La-silicate/Si interface through fabrication of MOS capacitors on Si wafers with different orientations. The EOT growth after annealing and the chemical states of the formed silicate layer has been investigated by x-ray photoelectron spectroscopy (XPS).

# **Experimental Details**

La<sub>2</sub>O<sub>3</sub> with a thickness of 4 nm was deposited on Si (100), (110) and (111) by e-beam evaporation in an ultra-high vacuum chamber at a substrate temperature of 300 °C. A tungsten (W) metal with a thickness of 60 nm for electrical measurement and 8 nm for XPS measurement was *in situ* deposited by sputtering. The metal was patterned by reactive ion etching (RIE) with SF<sub>6</sub> chemistry to form gate electrodes. The samples were subjected to annealing at 500 °C for 30 min in a forming gas ambient (H<sub>2</sub>:3%). For XPS measurement, a hard x-ray source of 7940 eV was used to collect the photoelectrons of Si 1s core level through 8-nm-thick metal gate [5].

### Results

Fig. 1 shows the capacitance voltage (CV) characteristics of  $La_2O_3$  gated MOS capacitors on different wafer orientations, where Si (100) has slightly small EOT than other orientations. In addition, bump in the CV curve, representing the interfacial state, was small with Si (100). The Si 1*s* spectra of the formed silicates are shown in fig. 2. The numbers of photoelectrons from silicates on Si (100) wafer was found to be slightly small, which is in good agreement with the obtained CV measurement.

#### Conclusions

MOS capacitors with  $La_2O_3$  gate dielectric have been fabricated on Si substrates with different orientation. A slight difference in EOT has been observed, where Si (100) has slightly reduced EOT with small interfacial layer thickness among other orientations. The interfacial state density of Si (100) has also been found to be smaller than other orientations.

### Acknowledgement

The authors would like to thank Prof. H. Nohira with Tokyo City University for XPS measurement.

#### Reference

- [1] P. D. Kirsch, IEDM Tech Dig., p. 629 (2006).
- [2] S. K. Han, IEDM Tech Dig., p. 621 (2006).
- [3] H. Nohira, et al., ECS Transactions, 155(2),G13-20(2008).
- [4] K. Kakushima, ESSDERC p126 (2008).
- [5] K. Kobayashi, et al., Appl. Phys. Lett., 83 (5),

pp.1005-1007(2003).



Figure 1 CV characteristics of  $La_2O_3$  -gated MOS Capacitors on different wafer orientation after annealing at 500 °C



Figure 2 Normalization intensity of Si 1sLa-silicate measured by XPS.