

**Master Thesis**

**Electrical Characteristics of  $\text{La}_2\text{O}_3$   
MIM Capacitor with Different  
Process Condition**

Iwai Laboratory  
Department of Advanced Applied Electronics  
Interdisciplinary of Graduate School of Science and Engineering  
Tokyo Institute of Technology

04M36326

**Akira Fukuyama**

Principal Supervisor: Professor **Hiroshi Iwai**  
Associated Supervisor: Dr. **Kuniyuki Kakushima**  
Associated Supervisor: Dr. **Parhat Ahmet**

# Contents

<b>CONTENTS .....</b>	<b>I</b>
<b>CHAPTER 1 .....</b>	<b>1</b>
1.1 Background of this study .....	2
1.2 High-k Gate Dielectric and $\text{La}_2\text{O}_3$ .....	4
1.3 Conduction Mechanism .....	10
1.3.1 Schottky (SK) Conduction .....	10
1.3.2 Poole-Frenkel (P-F) Conduction .....	12
1.3.3 Space-charge-limited current (SCLC).....	15
1.3.4 Fowler-Nordheim (F-N) Conduction .....	16
1.3.5 Image-force Effect .....	17
1.4 Purpose of This Study.....	18
<b>CHAPTER 2 .....</b>	<b>20</b>
2.1 Si Substrate Wet Cleaning .....	21
2.2 E-Beam Evaporation by Molecular Beam Epitaxy (MBE) Method .....	22
2.3 Rapid Thermal Annealing (RTA).....	23
2.4 Atomic Force Microscopy (AFM).....	24
2.5 Transmission Electron Microscopy (TEM) .....	25
2.6 Spectroscopic Ellipsometry .....	26
2.7 Voltage Coefficient of Capacitance (VCC) .....	27
<b>CHAPTER 3 .....</b>	<b>29</b>
3.1 Fabrication Process of Pt/ $\text{La}_2\text{O}_3$ /Pt MIM Capacitor.....	30
3.2 Characteristics of Pt/ $\text{La}_2\text{O}_3$ /Pt MIM Capacitor .....	31
3.2.1 Deposition Temperature.....	31
3.2.2 Characteristics of MIM Capacitor.....	33
3.2.3 Conduction Mechanism .....	40
3.2.4 Roughness of Bottom Pt Surface .....	47
3.2.5 Summary .....	50
3.3 Fabrication Process of Pt/ $\text{La}_2\text{O}_3$ /Pt/W MIM Capacitor.....	51
3.4 Characteristics of Pt/ $\text{La}_2\text{O}_3$ /Pt/W MIM Capacitor .....	52
3.4.1 Characteristics of MIM Capacitor.....	52
3.4.2 Conduction Mechanism .....	62

3.4.3 Pt/La <sub>2</sub> O <sub>3</sub> /Si MIS Capacitor .....	69
3.4.4 Summary .....	72
<b>CHAPTER 4 .....</b>	<b>73</b>
4.1 Conclusion of this study .....	74
4.2 Future Issues .....	76
<b>ACKNOWLEDGEMENTS.....</b>	<b>77</b>
<b>REFERENCES .....</b>	<b>78</b>

# **Chapter 1**


## **Introduction**

## 1.1 Background of this study


Recently, LSI used various products such as personal computer, cellular phone and mobile devices etc. It is required more and more high speed and low power consumption. These products and requirements are realized by the progresses of silicon LSI technology that are high density, high integration and so on. The performance of LSI technology depends on the characteristics of metal-insulator-semiconductor field effect transistor (MISFET), MIS capacitor and metal-insulator-metal (MIM) capacitor. As the minimizing physical size of the devices, more and more possible to integrate transistors and capacitors and integration of various functions were attained and developed. As possible to attain various functions, it is expected that the importance for RF and DRAM (Dynamic Random Access Memory) devices will increase in the future, more and more. So, not only transistors but also MIM capacitors are important devices. But SiO<sub>2</sub>-based transistor used LSI devices has serious problem such as increasing of the power consumption by increasing leakage current of devices caused tunneling current for thin film. In capacitors, the needed capacitance do not keep for more and more integration. More and more integrated, improved increasing leakage current is important factor for LSI devices and products. High-k material is one of the improved this problem – High-k materials have a high relative dielectric constant. So, film thickness will be possible to thick to reduce direct tunneling current.

Famous devices to use MIM capacitor is DRAM. High capacitance density with good electrical and physical characteristics MIM capacitor is importance for the future MIM application. Since MIM capacitor have high capacitance density, cell area of DRAM capacitor will be reduced and easily integration more and more. Recently, many mobile devices used DRAM capacitor and increase DRAM capacitor amount and using

devices more and more. RF device is also important device and will increase to use more and more for the future. So, MIM capacitors that used to DRAM and RF are very important devices and need to develop devices for our useful and happy life.



(a) DRAM cell size and EOT



(b) Functions (Gbits) per chip and Area

Fig.1-1 ITRS roadmap for DRAM

## 1.2 High-k Gate Dielectric and $\text{La}_2\text{O}_3$

The metal-insulator-semiconductor (MIS) transistor which constitutes the main building block of large scale integration (LSI) systems and metal-insulator-metal (MIM) capacitors must be shrunk in size to improve its performance. For that purpose, the thicknesses of gate and capacitor insulator have been thinner. Up to the present,  $\text{SiO}_2$ ,  $\text{SiON}$  and  $\text{Si}_3\text{N}_4$  have been used gate insulator and capacitor. Because  $\text{SiO}_2$ ,  $\text{SiON}$  and  $\text{Si}_3\text{N}_4$  have a good property such as very low fixed charge density and high thermal stability on Si substrate, especially. According to International Technology Roadmap for Semiconductor (ITRS), in the future, the gate dielectric oxide will become a few atoms in thickness because of this continuous shrinking for MIS transistor and a higher capacitance density and lower leakage current will be required for capacitor [1]. However, if the dielectric oxide is too thin, then the gate tunneling leakage current exponentially increase and this effect brings about serious problems to operate the devices.

In the case of thick insulator, that works as barrier for tunneling carriers. However, in the case of thin insulator less than about 1 nm, the carriers directly pass through the insulator owing to quantum effect. Consequently, the leakage current increase exponentially. This phenomenon will cause increasing of power consumption and degradation of LSI reliability.

As one of the solutions for overcoming the limits of  $\text{SiO}_2$  dielectric as described in before, high-k materials have been attached much attention. High-k material has high relative dielectric constant. The capacitance  $C_i$  is expressed as following.

$$C_i = \varepsilon_0 \varepsilon_i \frac{S}{t} \quad (\text{Eq.1-1})$$

Here,  $\epsilon_0$  and  $\epsilon_i$  are vacuum dielectric constant ( $8.855 \times 10^{-14}$  F/cm) and relative dielectric constant (ex.  $\text{SiO}_2$  is 3.9),  $S$  is electrode area,  $t$  is thickness of film. As a method of maintaining enough capacitance value with shrinking of gate area, the physical thickness of insulator has been thinned conventionally. However, the phenomenon of direct tunneling leakage current effect by the limit of thinning physical thickness will be serious problem. Therefore, any other new schemes have been required to maintain capacitance density with the shrinking device. As one of the breakthrough ways, there is the way using high-k material instead of conventional  $\text{SiO}_2$ ,  $\text{SiON}$  and  $\text{Si}_3\text{N}_4$ . This way make possible to increase insulator thickness with maintaining capacitance density. The band diagrams of high-k material case and  $\text{SiO}_2$  are shown in Figure 1-2. The arrows represent flow of carrier. As this figure, direct tunneling leakage current can be suppressed by increasing insulator thickness owing to using high-k material.




Fig.1-2 Band diagrams of high-k material and  $\text{SiO}_2$



ITRS requires the replacement of SiO<sub>2</sub> gate dielectric and MIM capacitor films with high-k materials immediately. The requirement for high-k materials are high relative dielectric constant, low leakage current density, chemical thermodynamic stability on Si, heat stability, small interface state density and fixed charge, high mobility and high reliability.

Recently, in order to overcome the limits of SiO<sub>2</sub>, SiON and Si<sub>3</sub>N<sub>4</sub>, several promising materials have been investigated by a large number of researchers. Under these restricted conditions, metal oxides like Al<sub>2</sub>O<sub>3</sub>, ZrO<sub>2</sub>, HfO<sub>2</sub> and rare earth oxides have been studied eagerly for the next generation gate dielectric materials because they have high relative dielectric constants and wide bandgap [29-31].




Fig.1-3 Bandgap vs. relative dielectric constant of SiO<sub>2</sub>, La<sub>2</sub>O<sub>3</sub> and other materials

Figure 1-4 shows the band offsets for high-k dielectrics on Si [11]. Recently, excellent results of rare earth oxides, such as  $\text{La}_2\text{O}_3$ ,  $\text{Ce}_2\text{O}_3$ ,  $\text{Pr}_2\text{O}_3$ ,  $\text{Gd}_2\text{O}_3$ ,  $\text{Dy}_2\text{O}_3$  and their silicate have been reported [32-37]. However, high-k materials including rare earth oxides have many problems such as formation of interfacial layer, interface state, thermal stability and growth micro crystal and moisture absorption.




Fig.1-4 Band offsets of  $\text{SiO}_2$ , high-k materials and  $\text{La}_2\text{O}_3$  on silicon

Figure 1-5 shows a part of the lanthanides elements. There are 15 elements of atomic numbers are 57 to 71. Here, Pm is an unstable radioactive artificial element and should be removed from the candidates. Lanthanoids are called “*rare earth*” elements, but it should be noted that they are actually no rare in the earth-shell and even their contents are longer than that of Hg, In, Ag, etc.

H																He			
													Al	Si	N	O			
		Sc	Ti																
	Sr	Y	Zr	Nb															
			Hf	Ta															
		Ac																	
Lanthanoids	La	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho	Er	Tm	Yb	Lu				

Fig.1-5 Periodic table of lanthanide

Although, the outer shell electron configurations are the same for all the lanthanide elements, it was found that the properties of lanthanide oxides are quite different. The bandgap for the lanthanide oxides are shown in Figure 1-6. The reported relative dielectric constants of rare earth oxides are about 10 to 30 and the energy bandgap is about 2.4 to 5.5 eV. Rare earth oxides have good properties and are expected for next generation insulator.




Fig.1-6 Bandgap of rare earth oxides

### 1.3 Conduction Mechanism

#### 1.3.1 Schottky (SK) Conduction

The Schottky effect is the image-force-induced barrier for charge carrier emission with an applied field [3]. Figure 1-7 shows potential barrier at the metal-vacuum interface. Maximum barrier height is reduced to image-force effect when an electric field is applied. This can help the emission of thermally activated carriers from the metal electrode, which is called Schottky emission. This type of carrier emission is completely analogous to thermionic emission except that the applied field lowers the barrier height. Metal-vacuum system seen in Figure 1-7 is also equivalent to metal-insulator system as well as semiconductor-insulator system, except for the dielectric constant of vacuum part.




Fig.1-7 Band-Energy diagram between a metal surface and a vacuum

The main feature of Schottky emission is Schottky barrier lowering (or image-force lowering) [3];

$$\Delta\phi_B = q\sqrt{\frac{qE}{4\pi\epsilon}} \quad (\text{Eq.1-2})$$

Permittivity  $\epsilon$  should be replaced by an appropriate permittivity characterizing the medium. Since carrier emission occurs at much higher energy levels than Fermi level of the injecting electrode, tunneling probability can be regarded as 1. So Tunneling current is

$$J = \frac{4\pi m^* q}{h^3} k_B^2 T^2 \exp\left(-\frac{E_m - E_F}{k_B T}\right) \left[1 - \exp\left(-\frac{V}{k_B T}\right)\right] \quad (\text{Eq.1-3})$$

$$E_m - E_F = \phi_0 - \left(\frac{qE}{4\pi\epsilon_0\epsilon_i}\right)^{1/2} \quad (\text{Eq.1-4})$$

Here,  $h$  is Planck constant,  $k_B$  is Boltzmann constant,  $E_m$  is barrier height ( $\phi_0 = \phi_m - \chi$ ),  $V$  is applied voltage. On condition is  $V \gg k_B T$ , Eq. 1-3 becomes

$$J = \frac{4\pi m^* q}{h^3} k_B^2 T^2 \exp\left(-\frac{\phi_0}{k_B T}\right) \exp\left(\frac{\beta_s}{k_B T} E^{1/2}\right) \quad (\text{Eq.1-5})$$

$$\beta_s = \left(\frac{q}{4\pi\epsilon_0\epsilon_i}\right)^{1/2} \quad (\text{Eq.1-6})$$

This  $J$  is also called Richardson-Schottky equation.

As expected, the Schottky current is thermally activated process and the activation energy is characterized by Eq.1-4. The activation energy is modulated by applied bias with Schottky barrier height lowering effect. One notice that the barrier deformation decrease as the dielectric constant increase, indicating that, in high- $\kappa$  oxide films, Schottky emission seems to be less probable than in conventional  $\text{SiO}_2$  film.

### 1.3.2 Poole-Frenkel (P-F) Conduction

In MIS (Metal-Insulator-Semiconductor) structure, the P-F and Schottky emission results from the lowering of a Coulomb potential barrier by an applied field. The Schottky is associated with the insulator barrier near to the injecting electrode, whereas the P-F effect is associated with the barrier at the trap well in the bulk of insulator film. Thus, neutral donor traps that is neutral when filled and positive when empty don't experience the P-F effect owing to the absence of the Coulomb potential.

Figure 1-8 shows thermionic emission of trapped carrier in the bulk of the film, which occurs at the trap site. Internal thermionic emission is called P-F emission, while external one is Schottky emission. Another way for emission of electron is hopping process, which is a kind of tunneling process in a short range.

It should be notified here that P-F conduction by P-F emission is closely related to the oxide film thickness while Schottky conduction by Schottky emission isn't related to that, as far as the equal oxide field is concerned.




Fig.1-8 Thermionic Condition (Poole-Frenkel Condition)




Fig.1-9 Restoring force on escaping electron [6]

(a) The Schottky effect. (b) The Poole-Frenkel effect.

Figure 1-9 shows the restoring force in both Schottky and P-F effect, which comes from Coulomb interaction between escaping electron and a positive charge. The restoring force is due to electrostatic potential that make electron move back to its equilibrium position. Although the restoring force is same of the both, they differ in that the positive image charge is fixed for the P-F barriers but mobile with Schottky emission. This results in a barrier lowering twice as great for the P-F effect.

$$\Delta\phi_{PF} = \left( \frac{q^3 E}{\pi \epsilon_0 \epsilon_i} \right)^{1/2} = \beta_{PF} E^{1/2} \quad (\text{Eq.1-7})$$

$$\Delta\phi_{SK} = \left( \frac{q^3 E}{4\pi \epsilon_0 \epsilon_i} \right)^{1/2} = \beta_{SK} E^{1/2} \quad (\text{Eq.1-8})$$

In that the electrons have enough energy to go over the energy barrier and travel in the conduction band with a mobility  $\mu$  which is dependent on the scattering with the lattice, the general expression of the bulk current is expressed by

$$J = qn(x)\mu E \quad (\text{Eq.1-9})$$



The concentration of free carrier in the insulator is following.

$$n = N_c \exp\left(-\frac{q(E_c - E_F)}{kT}\right) \quad (\text{Eq.1-10})$$

Since  $E_c - E_F$  is equal to effective trap barrier height including barrier lowering effect described by Eq. 1-7, the effective barrier height and governed by the P-F emission is written by following.

$$E_c - E_F = \phi_{SK} - \Delta\phi_{PF} = \phi_{SK} - \beta_{PF} E^{1/2} \quad (\text{Eq.1-11})$$

$$J = qN_c \exp\left(-\frac{\phi_{SK}}{kT}\right) \exp\left(\frac{q}{kT} \beta_{PF} E^{1/2}\right) \mu E \quad (\text{Eq.1-12})$$

### 1.3.3 Space-charge-limited current (SCLC)

SCLC with localized trap levels in the oxide band is given by following.

$$J = \frac{9}{8} \varepsilon_0 \varepsilon_i \mu \frac{V^2}{L^3} \quad (\text{Eq.1-13})$$

Here,  $\varepsilon_0$  is dielectric constant of vacuum,  $\varepsilon_i$  is dielectric constant,  $\mu$  is carrier mobility,  $V$  is applied voltage,  $L$  is film thickness. The mobility  $\mu$  is often found to be strongly field dependence, particularly at high field. SCLC with exponential trap levels is given by following.

$$J = N_c \mu q^{(1-l)} \left[ \frac{\varepsilon l}{N_t (1+l)} \right]^l \left( \frac{2l+1}{l+1} \right)^{1+l} \frac{V^{l+1}}{L^{2l+1}} \quad (\text{Eq.1-14})$$

Here,  $N_c$  is density of states of conduction band,  $q$  is electron charge,  $N_t$  is total trap density.

### 1.3.4 Fowler-Nordheim (F-N) Conduction

F-N tunneling occurs when electrons tunnel into the conduction band of the oxide layer. Figure 1-10 (a) shows F-N tunneling of electrons from the silicon surface inversion layer. The complete theory of F-N tunneling is rather than completed. For the simple case where the effects of finite temperature and image-force barrier lowering are ignored the tunneling current density is given by [4]

$$J = \frac{q^3 E}{8\pi h \phi_{OX}} \exp\left(-\frac{4\sqrt{2m^*} \phi_{OX}^{3/2}}{3\hbar q E}\right) \quad (\text{Eq.1-15})$$

Here,  $h$  is Plank constant,  $q$  is electric charge,  $E$  is electric field in the oxide,  $\phi_{OX}$  is barrier height of the oxide.




Fig.1-10 (a) F-N tunneling and (b) direct tunneling [2]

### 1.3.5 Image-force Effect

The abrupt changes in potential at the metal-insulator or insulator-semiconductor interface are physically unrealistic, since abrupt changes in potential imply infinite electric field. The potential changes gradually as a result of the image-force. When electron is at a distance  $x$  from the metal, a positive charge will be induced on the metal surface, which is called image charge. The force of emission between the electron and the image charge is equivalent to the force that would exist between the electron and an equal positive charge located at  $-x$ . This attractive force is called the image-force given by [3].

$$F = \frac{-q^2}{16\pi\epsilon x^2} \quad (\text{Eq.1-16})$$

Here,  $q$  is electron charge and  $\epsilon$  is the permittivity of the insulator. From the (Eq.1-16), one can realize that attractive force is inversely proportional to the dielectric constant of the film, so that in the high-k film, the effect of image-force will be small. It is worth commenting that the dielectric constant in the image-force equation is the high frequency constant for the electrode-limited conduction case, since electron spend only an extremely short time in the immediate vicinity of the surface in the course of carrier emission.

## 1.4 Purpose of This Study

In this study, Pt used upper and bottom electrodes. Pt has high work function and high work function is important factor for MIM capacitor because of leakage current of MIM capacitor causes for electron current. Pt is also stability metal-insulator interface for thermal fabrication processes. So, I think that expected interface effect condition characteristics will obtain easily.

$\text{La}_2\text{O}_3$  is thought of next generation dielectric for Hf-based materials.  $\text{La}_2\text{O}_3$  film has similar bandgap of  $\text{HfO}_2$ , the value is 6eV. But,  $\text{La}_2\text{O}_3$  has higher band offset for electron, that value is 2.3eV for Si, than other high-k materials such as  $\text{HfO}_2$ , that value is 1.5eV.  $\text{La}_2\text{O}_3$  has also high relative dielectric constant value ( $>27$ ). So, high capacitance density is obtained easily to use  $\text{La}_2\text{O}_3$  film. So, I think that  $\text{La}_2\text{O}_3$  is good material for MIM capacitor from following reasons; 1)  $\text{La}_2\text{O}_3$  has high band offset for electron. Mainly leakage current of MIM capacitor is electron current. 2) High capacitance density is obtained easily to have high relative dielectric constant.

$\text{La}_2\text{O}_3$  MIM capacitor is not studied prosperous and good fabrication process is unknown. Therefore, purpose of this study is base study for  $\text{La}_2\text{O}_3$  MIM capacitor fabrication process. In this study, I study to optimize annealing temperature and annealing condition, mainly.

In this study, upper and bottom electrode is Pt. Pt has a high work function about 5.5eV. Pt is well known that it is hard to form interfacial layer. As use Pt electrode, I thought that characteristics of  $\text{La}_2\text{O}_3$  film can study well, because  $\text{La}_2\text{O}_3$  MIS capacitor and transistor has interfacial layer between insulator and silicon interface.

Table1-1 shows requirements in ITRS roadmap for RF MIM capacitor.

Table1 Requirement for MIM capacitor in ITRS Roadmap for RF devices

	2007	2010	2013	2016
Capacitance Density	4 (fF/ $\mu\text{m}^2$ )	5 (fF/ $\mu\text{m}^2$ )	7 (fF/ $\mu\text{m}^2$ )	10 (fF/ $\mu\text{m}^2$ )
J/(CV) (fA/(pFV))	7			
VCC $\alpha$ (ppm/V <sup>2</sup> ) $\beta$ (ppm/V)	<100			




Fig.1-11 Band diagram of Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitor in this study

# **Chapter 2**

## **Fabrication and**

## **Characterization**

## **Methods**

## 2.1 Si Substrate Wet Cleaning

For deposition of high quality thin film, ultra clean Si surface is required, without particle contamination, metal contamination, organic contamination, ionic contamination, water absorption, native oxide and atomic scale roughness.

One of the most important chemicals used in substrate cleaning is de-ionized (DI) water. DI water is highly purified and filtered to remove all traces of ionic, particle and bacterial contamination. The theoretical resistivity of pure water at 25°C is 18.25 MΩcm. Ultra-pure water (UPW) systems used in this study provided UPW with more than 18.2 MΩcm, this is fewer than 1 colony of bacteria per milliliter and fewer than 1 particle per milliliter.

In this study, the substrate cleaning process was based on RCA cleaning process, was proposed by W. kern et al. But some steps were reduced. First, a cleaning steps in a solution of sulfuric acid ( $H_2SO_4$ ) and hydrogen peroxide ( $H_2O_2$ ) ( $H_2SO_4:H_2O_2 = 4:1$ ) was performed to remove any organic material and metallic impurities. And then, the native oxide was removed by diluted hydrofluoric acid ( $HF: H_2O = 1: 99$ ). Finally, the cleaned wafer was dipped in DI water and loaded to chamber immediately.



## 2.2 E-Beam Evaporation by Molecular Beam Epitaxy (MBE) Method

Figure 2-1 shows E-beam evaporation using MBE method, which was used in this study. There are two chamber, loading chamber and growth chamber, and three type pumps, rotary pump (RP), turbo molecular pump (TMP) and ion pump (IP). In the growth chamber, there are four types of oxide sources in the bottom side. This system can heat substrate holder at the deposition.  $\text{La}_2\text{O}_3$  film is deposited by the E-beam evaporation in ultra high vacuum growth chamber. Then, since the chamber is maintained at the ultra high vacuum state, the  $\text{La}_2\text{O}_3$  molecule begins to be evaporated when the temperature of the source is greater than the evaporation temperature. Evaporation temperature is reported as 3620 °C. And there are crystal meter for measurements thickness.




Fig.2-1 E-beam evaporation equipment by MBE method

### 2.3 Rapid Thermal Annealing (RTA)

In this study, rapid thermal annealing (RTA) is used for thermal treatment after deposition process, post deposition and post metallization. The silica tube is filled with  $N_2$ ,  $O_2$  and forming gas (3%  $H_2$ ) in atmospheric pressure after to vacuum in the tube.  $O_2$  annealing system is MILA3000 made in SHINKU-RIKO and  $N_2$  and forming gas annealing system is ULVAC QHC-P610CP made in ULVAC-RIKO. Heat-up rate is 10  $^{\circ}C$  per second each systems.




Fig.2-2 RTA system

## 2.4 Atomic Force Microscopy (AFM)

AFM enables to measure surface morphology by utilizing force between atoms and approached tip. The roughness of sample surface is observed precisely by measurement of x-y plane and z. Figure 2-3 shows the principle of AFM.

Tip is vibrated during measurement, and displacement of z direction is detected. This method is called trapping mode AFM (TM-AFM). Resolution limit for normal AFM is 5 ~ 10 nm depending on distance between sample surface and tip. On the other hand, resolution limit for TM-AFM is depending on size of tip edge. Thus, resolution limit for TM-AFM is about 1 nm.




Fig.2-3 Principle of AFM

## 2.5 Transmission Electron Microscopy (TEM)

Cross-section TEM image is the most important analysis method to characterize physical thickness, film quality and interface condition.

Figure 2-4 Shows TEM system. First, focus lenses change convergent angle and beam size. The electron beam transmitted through the thin fragment sample passes objective lens and projective lens, and finally projected on fluorescent screen. Recording on the image is performed by direct exposure on exclusive film for electron microscope set lower part of the fluorescent screen.

Electron interacts strongly with lattice by scattering. Thus, sample has to be very thin fragment. Required thickness of the sample is 5 to 500 nm at 100 kV. TEM images are obtained in very high resolution such as 0.2 to 0.3 nm at 200 kV.




Fig.2-4 TEM system

## 2.6 Spectroscopic Ellipsometry

Figure 2-5 is principle of ellipsometry. The physical film thickness was optically extracted by Otsuka FE-5000 ellipsometer using a Cauchy model and a single layer approximation. Incident angle was fixed  $70^\circ$ . Photon energy varied from 1.55 to 4.14 eV for data fitting. Energy of 1.55 and 4.14 eV correspond to wavelength 800 and 300 nm, respectively. Film thickness without PDA corresponds to the as deposition film thickness.

Cauchy's distributed type is well applied to the thin left distantly from the absorption domain of a thin film layer,  $k=0$ , as an approximation type of wavelength distribution of a typical reflective index. Cauchy's distributed equation is following;

$$n = \frac{A}{\lambda^4} + \frac{B}{\lambda^2} + C \quad (\text{Eq.2-1})$$

$$k = 0 \quad (\text{Eq.2-2})$$

Here,  $n$  is reflective index,  $\lambda$  is wavelength,  $A$ ,  $B$  and  $C$  are fitting constant.




Fig.2-5 principle of Ellipsometry

## 2.7 Voltage Coefficient of Capacitance (VCC)


Capacitance-voltage (C-V) characteristics of MIM capacitors' equation is following

$$Q = CV \quad (\text{Eq.2-3})$$


But, in fact, C-V characteristics of MIM capacitors are parabolic characteristics of following [28]. And it is called voltage coefficient of capacitance (VCC).

$$C = C_0(\alpha V^2 + \beta V + 1) \quad (\text{Eq.2-4})$$


Here,  $\alpha$  is quadratic VCC (ppm/V<sup>2</sup>),  $\beta$  is linear VCC (ppm/V) and  $C_0$  is capacitance of zero bias voltage. This is important parameter of mixed-analog and RF capacitor and required ITRS roadmap less than 100 ppm/V<sup>2</sup> and ppm/V [1]. SiO<sub>2</sub> has a negative  $\alpha$  [14] and HfO<sub>2</sub>, Al<sub>2</sub>O<sub>3</sub>, Ta<sub>2</sub>O<sub>5</sub>, La<sub>2</sub>O<sub>3</sub> etc have a positive  $\alpha$  [12-38]. Laminated negative and positive  $\alpha$  materials reduced to  $\alpha$  value [14]. Figure 2-6 shows typical C-V characteristics of different  $\alpha$  and  $\beta$  values. In small  $\alpha$  value C-V characteristic, C-V curve becomes close to linear curve. In large  $\alpha$  value C-V characteristic, C-V curve becomes the parabolic curve. In small  $\beta$  value C-V characteristic, C-V curve becomes the symmetry curve for zero bias, large  $\beta$  do not.




(a) small  $\alpha$  value C-V characteristic  
At low capacitance density



(b) large  $\alpha$  value C-V characteristic  
At high capacitance density



(c) small  $\beta$  value C-V characteristic  
With PDA and PMA



(d) large  $\beta$  value C-V characteristic  
With PDA or PMA

Fig.2-6 typical C-V characteristics of different  $\alpha$  and  $\beta$  condition

# **Chapter 3**

## **Experiment and**

## **Characterization of MIM**

## **Capacitor**



### 3.1 Fabrication Process of Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM Capacitor

The fabrication process of MIM Capacitor shows following figure 3-1. A Pt/Ta<sub>2</sub>O<sub>5</sub>/SiO<sub>2</sub>/Si substrate was contributed from Semiconductor Technology Academic Research Center (STARC). Cleaning process is UPW cleaning at 5min, SPM cleaning at 10 min and UPW cleaning at 10 min. La<sub>2</sub>O<sub>3</sub> film was deposited by e-beam evaporation at room temperature. Post deposition annealing (PDA) time was 10 min and gases were O<sub>2</sub> and N<sub>2</sub>. Pt upper electrode was deposited by e-beam evaporation at 30 nm. Finally, post metallization annealing (PMA) was same condition of PDA.




Fig.3-1 Fabrication flow of Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitor

## 3.2 Characteristics of Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM Capacitor

### 3.2.1 Deposition Temperature

First, La<sub>2</sub>O<sub>3</sub> film was deposited at 250 °C on heating substrate condition and externals looked normal. This condition is the best deposition temperature of La<sub>2</sub>O<sub>3</sub> metal-insulator-semiconductor (MIS) capacitor from our study. Since PDA treatment, La<sub>2</sub>O<sub>3</sub> deposited area was discolored in from clear to white. Sometimes, this phenomenon was happened in as-deposition samples that have passed long time.

Later fabrication process, deposited Pt upper electrode, have done and measured capacitance-voltage (C-V) and current-voltage (J-V) characteristics. Then, blowing air to remove surface particles, deposited area with Pt upper electrode was flaked out, but Pt upper electrode deposited on without La<sub>2</sub>O<sub>3</sub> film didn't. Figure 3-2 shows this phenomenon. This samples La<sub>2</sub>O<sub>3</sub> thickness was 50nm, thus heating substrate time at 250 °C was two hours.




Fig.3-2 Flaked out phenomenon of heating substrate condition

Two reasons were thought of this phenomenon.

First, I thought that heating time was too long. But  $\text{La}_2\text{O}_3$  thicknesses were 40nm, 30nm, 20nm and 15nm conditions also have happened same phenomenon, colored in from clear to white. In MIS capacitor, this phenomenon wasn't seen in thickness of 15nm condition.

Second, I thought that heating temperature was too higher. Thus, deposition temperature was changed from 250 °C to 150 °C. As this condition, same phenomenon was happened. Next, heating temperature have changed from 150 °C to room temperature, a phenomenon of colored in from clear to white didn't happen. As a result, I thought that heating substrate in deposition process was a bad for the Pt substrate had been exerted.

Therefore, in my following study, deposition temperature was room temperature. This deposition condition is different from MIS capacitor and transistor fabrication processes in our work.

### 3.2.2 Characteristics of MIM Capacitor


Figure3-3 shows capacitance-voltage characteristics of Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitors. These are same thickness of as deposition condition. Capacitance density with annealed is different thickness, respectively. This phenomenon is same as MIS capacitor. This is a densification of La<sub>2</sub>O<sub>3</sub> for annealing [42]. PDA (post deposition annealing) and PDA+PMA (post metallization annealing) condition is obtained high capacitance density and a little lower capacitance density for PMA condition. It is thought that only and PDA+PMA conditions are thinner than only PMA condition. On Si substrate, as deposition La<sub>2</sub>O<sub>3</sub> thickness is 24.6 nm, N<sub>2</sub> PDA condition is 19.1 nm and O<sub>2</sub> PDA condition is 18.8 nm. But interfacial layers grew on the Si La<sub>2</sub>O<sub>3</sub>. So, La<sub>2</sub>O<sub>3</sub> on the Pt thickness is less than thickness of on the Si La<sub>2</sub>O<sub>3</sub>. Further, thickness of PDA+PMA condition is changed from PDA condition. For MIM capacitor, O<sub>2</sub> annealing is obtained higher capacitance density than N<sub>2</sub> annealed condition. It is thought that O<sub>2</sub> annealing on the Si is caused of interfacial layer, but O<sub>2</sub> annealing on the Pt don't grow interfacial layer. So, O<sub>2</sub> annealing is improved La<sub>2</sub>O<sub>3</sub> film defect, O<sub>2</sub> deficit.

Figure3-4 shows normalized capacitance for zero bias voltage. Here,  $\alpha$  and  $\beta$  is following;  $C = C_0 (\alpha V^2 + \beta V + 1)$ . Quadratic VCC value  $\alpha$  is correlation for capacitance density. But linear VCC value  $\beta$  is no correlation for capacitance density.  $\beta$  is correlation for annealing condition. PDA+PMA condition is obtained smaller  $\beta$  value than only PDA or PMA condition.


Figure3-5 shows capacitance density-voltage coefficient of capacitance (VCC) characteristics. Both of PDA and PDA+PMA condition were similar capacitance density, but VCC weren't similar. PDA+PMA condition was better value of VCC. This result is thought that upper electrode has a defect and upper Pt-La<sub>2</sub>O<sub>3</sub> interface has interfacial

state. This consideration was obtained from Figure3-6, shows capacitance density-leakage current characteristics, and figure3-6, shows leakage current-voltage characteristics. PDA condition is larger leakage current than PDA+PMA condition. PMA condition is considered upper metal-insulator interface improved. But PDA+PMA condition is lower leakage current and higher capacitance density than PMA only condition. I considered this result that only PMA condition is improved upper and bottom interface and arose distortion, at the same time.  $\text{La}_2\text{O}_3$  film is changed for annealing. PMA that is after PDA condition is smaller physical changes of  $\text{La}_2\text{O}_3$  film than PMA only condition. So, I considered that best annealing condition is PDA+PMA, first, it was improved that bottom Pt- $\text{La}_2\text{O}_3$  interface and changed physical property for PDA. Second, upper Pt- $\text{La}_2\text{O}_3$  interface was improved for PMA, this condition is less physical change than PMA only condition so that different characteristics was arose from PMA only condition and PDA+PMA condition.


Figure3-7 and 3-8 show temperature characteristics of PDA+PMA condition. Increasing temperature, leakage current increased. Schottky conduction is temperature dependence conduction mechanism. Leakage current increasing is from one to two orders of magnitude  $80^\circ\text{C}$ . F-N conduction mechanism has temperature dependence [4]. This is shown in Figure3-7 and 3-8.




(a) N<sub>2</sub> 300°C PDA




(b) O<sub>2</sub> 300°C PDA




(c) N<sub>2</sub> 300°C PDA+PMA



(d) O<sub>2</sub> 300°C PDA+PMA




(e) N<sub>2</sub> 300°C PMA




(f) O<sub>2</sub> 300°C PMA


Fig.3-3 C-V characteristics of different annealing gas and condition




(a)  $N_2$  300°C PDA ( $C = 9.47 \text{ fF}/\mu\text{m}^2$ )  
 $\alpha = 1782, \beta = -1478$




(b)  $O_2$  300°C PDA ( $C = 9.65 \text{ fF}/\mu\text{m}^2$ )  
 $\alpha = 1944, \beta = -1556$




(c)  $N_2$  300°C PDA+PMA  
( $C = 8.80 \text{ fF}/\mu\text{m}^2$ )  $\alpha = 1043, \beta = 242$



(d)  $O_2$  300°C PDA+PMA  
( $C = 9.73 \text{ fF}/\mu\text{m}^2$ )  $\alpha = 946, \beta = -3.5$



(e)  $N_2$  300°C PMA ( $C = 7.47 \text{ fF}/\mu\text{m}^2$ )  
 $\alpha = 907, \beta = 175$



(f)  $O_2$  300°C PMA ( $C = 8.71 \text{ fF}/\mu\text{m}^2$ )  
 $\alpha = 1311, \beta = 517$

Fig.3-4 Normalized capacitance with different annealing conditions




Fig.3-5 VCC vs. capacitance density




Fig.3-6 Current density vs. 1/C






Fig.3-7 Current density vs. bias voltage with annealed condition




Fig.3-8 Temperature characteristic of N<sub>2</sub> PDA+PMA 300°C




Fig.3-8 Temperature characteristic O<sub>2</sub> PDA+PMA 300°C

### 3.2.3 Conduction Mechanism

Figure 3-9 - 3-14 show conduction mechanisms.  $\text{La}_2\text{O}_3$  MIM capacitor conduction mechanism is Schottky conduction and Fowler-Nordheim (F-N) conduction mechanism. At low voltage, Schottky conduction mechanism was shown. Pt- $\text{La}_2\text{O}_3$  (or  $\text{La}_2\text{O}_3$ -Pt) has high barrier height and film thickness is thick, so mainly conduction mechanism is Schottky conduction mechanism. At high voltage, F-N conduction mechanism was shown. F-N conduction is one of tunneling current. This depends on electric field, in the other hand this depends on film thickness. So, F-N conduction is shown at high field region.

Conduction mechanism of PDA condition both  $\text{N}_2$  and  $\text{O}_2$  is from Schottky to Poole-Frenkel (P-F) to F-N conduction. P-F conduction mechanism is caused in a trap site of insulator and interface. This is considered that without PMA is remained interfacial state or trap site at  $\text{La}_2\text{O}_3$  film or upper Pt- $\text{La}_2\text{O}_3$  interface. So, P-F conduction is shown for J-V characteristic.

Conduction mechanism of PMA and PDA+PMA condition both  $\text{N}_2$  and  $\text{O}_2$  are from Schottky to F-N conduction. From this result, treatment of PMA was reduced trap site and interfacial state in upper and bottom Pt- $\text{La}_2\text{O}_3$  interface. But only PMA condition, current density is one order larger than with PDA and PMA. Only PMA, it is considered that trap site and interface condition is not improved perfectly.

To obtain low leakage current, it is important that various defect have to be improved. So, with PDA+PMA condition is better annealing condition for Pt/ $\text{La}_2\text{O}_3$ /Pt MIM capacitor to obtain good electrical characteristics.




Fig.3-9  $N_2$  PDA 300°C Conduction




Fig.3-10  $O_2$  PDA 300°C Condition





Fig.3-11 N<sub>2</sub> PDA+PMA 300°C Condition





Fig.3-12  $O_2$  PDA+PMA 300°C Condition




Fig.3-13 N<sub>2</sub> PMA 300°C Condition







Fig.3-14  $O_2$  PMA 300°C Condition

### 3.2.4 Roughness of Bottom Pt Surface

Figure3-15 shows TEM image of 30 nm thickness of  $\text{La}_2\text{O}_3$  film. Bottom Pt surface has a large roughness from this TEM image. Electrical characteristics were obtained, but value is bad other high-k materials MIM capacitors published previously. And thickness of Pt/ $\text{La}_2\text{O}_3$ /Pt capacitor less than 12 nm, electrical characteristics are not obtained all samples. Current-voltage characteristics are resistance characteristic (ohm conduction). This thickness  $\text{La}_2\text{O}_3$  on Si, Characteristics of MIS capacitors obtain easily.

To be considered many reasons, the most different thing of Si and MIM substrate is surface roughness. Si surface is very flat, but metal surface is not flat. So, I thought that this is one of this characteristic reason, measured substrate roughness by AFM equipment. Figure 3-16 shows Pt/ $\text{Ta}_2\text{O}_5$ / $\text{SiO}_2$ /Si substrate AFM image. Very large RMS value is obtained. In Si substrate, this value is less than 0.5 nm. I guessed that this characteristic reason is substrate roughness for this result. It is thought that roughness is important factor to obtain good electrical characteristics.




Fig.3-15 TEM image of La<sub>2</sub>O<sub>3</sub> MIM capacitor




Fig.3-16 AFM image of Pt/Ta<sub>2</sub>O<sub>5</sub>/SiO<sub>2</sub>/Si substrate

New Pt substrate has though to deposit on SiO<sub>2</sub>/Si. But Pt-SiO<sub>2</sub> interface is bad accretion. Thus, one layer introduce between Pt layer and SiO<sub>2</sub> layer. I approached Al and W of sputter system. But Al is week for high temperature fabrication process above 500°C. On the other hand, W is too strong for high temperature fabrication process because of melting point is about 3400°C (Al is 659°C). W layer thickness is only a few nm, because of to improve accretion only need a few layer between Pt and SiO<sub>2</sub> interface. In consideration of these, I determine thickness of W layer is 20 nm and Pt layer is 40 nm. This thickness is thick to the final target thickness. Because improve this thick thickness, thin layer is better surface condition. Figure 3-17 shows this condition thickness AFM image. Substrate roughness is improved this condition. Next chapter, thickness of W and Pt are 2 nm and 20 nm, respectively. A thinner La<sub>2</sub>O<sub>3</sub> thickness high capacitance density MIM capacitor will fabricate this substrate condition.




Fig.3-17 Improved substrate AFM image

### 3.2.5 Summary

In this section, Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitor fabricated and demonstrated with Pt/Ta<sub>2</sub>O<sub>5</sub>/SiO<sub>2</sub>/Si substrate. The best deposition temperature for La<sub>2</sub>O<sub>3</sub> MIM capacitor is room temperature compared with 300°C deposited. Since same thickness of as deposition, different thickness was obtained for annealing. This phenomenon is same as MIS capacitor [42]. High capacitance density and small VCC values were obtained with PDA+PMA condition. Only PDA or PMA condition is large VCC value, especially  $\beta$  value.

From leakage current-voltage characteristics, with PDA+PMA condition is lower leakage current than PDA only and PMA only condition. I considered only PDA or PMA condition is smaller defects improvement than with PDA+PMA condition. So, with PDA+PMA condition is obtained high capacitance density and low leakage current. Here, only PMA and PDA+PMA seem to be same conditions electrical characteristics is different. But Only PMA condition is not enough to improve various defects.

Substrate roughness is important factor for electrical characteristics. Because thickness that was obtained good characteristics at Si substrate is thick, but electrical characteristics wasn't obtained at MIM capacitor.

### 3.3 Fabrication Process of Pt/La<sub>2</sub>O<sub>3</sub>/Pt/W MIM Capacitor

The fabrication process of MIM Capacitor shows following Figure 3-18. SiO<sub>2</sub> film was grown on p-type Si substrate by thermal oxidation at 100 nm. Cleaning process is UPW cleaning at 5 minutes, SPM cleaning at 10 minutes, UPW cleaning at 10 minutes and HF (1%) at 30 seconds. W layer was deposited by sputter system at 2 nm for adhesion layer. Then, Pt bottom electrode was deposited by e-beam evaporation at 20 nm. La<sub>2</sub>O<sub>3</sub> film was deposited by e-beam evaporation at room temperature. PDA time was 10 min and gases were forming gas (3%-H<sub>2</sub>), O<sub>2</sub> and N<sub>2</sub>. Pt upper electrode was deposited by e-beam evaporation at 30 nm. Finally, PMA was same condition of PDA.




Fig.3-18 Fabrication flow Pt/La<sub>2</sub>O<sub>3</sub>/Pt/W MIM capacitor

## 3.4 Characteristics of Pt/La<sub>2</sub>O<sub>3</sub>/Pt/W MIM Capacitor

### 3.4.1 Characteristics of MIM Capacitor

At first, substrate roughness is important factor. Because of thinner than last section condition, better characteristics were obtained than last section. Figure 3-19 and 3-20 show TEM image of 300°C and 500°C forming gas annealed sample. Surface roughness is smaller than last section sample in Fig.3-15. In this image, no interfacial layer between Pt and La<sub>2</sub>O<sub>3</sub>. Thicknesses of these MIM capacitors were 8.7 nm in Figure 3-19 and 7.9 nm in Figure 3-20, respectively. For MIS capacitor, 500°C annealing sample is thicker than 300°C annealing because of interfacial layer is grown at 500°C annealed.

Figure3-21 shows capacitance density-voltage characteristics of different annealing condition. Thickness of as deposition is 12.4 nm. In this section, annealing condition is only with PDA+PMA. In addition to forming gas (FG), annealing gases are N<sub>2</sub>, O<sub>2</sub> and FG. Annealing temperature is 300°C and 500°C. Linear C-V curves were obtained all conditions. From Figure3-20, FG annealing condition is obtained highest capacitance density. FG 500°C condition is the highest capacitance density 22.45 fF/μm<sup>2</sup>.

Figure3-22 shows bias voltage vs. normalized capacitance characteristics. Symmetry curves were obtained for all condition. With PDA and PMA is good annealing condition for new substrate, Pt/W/SiO<sub>2</sub>/Si. So, with PDA and PMA annealing needs to reduce various interfacial defects and trap sites in the insulator. 500°C annealing condition characteristics were shown smaller voltage coefficients than 300°C annealing for all annealing condition.

Figure3-23 shows that to be obtained characteristics of the highest capacitance density condition. This condition was in forming gas annealing at 300°C for 10 minutes with PDA and PMA. This capacitance density is the 25.54 fF/μm<sup>2</sup>. Leakage current of

this condition is  $2.7 \times 10^{-7}$  A/cm<sup>2</sup> at 1V and  $6.5 \times 10^{-7}$  A/cm<sup>2</sup> at 2V. This is the smallest leakage current ever published higher than 20 fF/μm<sup>2</sup> MIM capacitor in Figure3-28. In this capacitor, Schottky and F-N conduction mechanism were shown from J-V characteristics. In next section this detail was discussed.

Figure3-24 shows capacitance density-VCC characteristics. FG annealing condition is high capacitance density, but VCC is as same as other annealing condition. Especially, 500°C annealing condition was very low VCC β, less than 100 ppm/V that is required ITRS roadmap, was obtained.

Figure3-25 shows current density-1/C (CET) characteristics. Low 1/C is high capacitance density. Capacitance density is different, but leakage current @1V is as same as different annealing gas. Low leakage current and high capacitance density was obtained with FG annealing condition. N<sub>2</sub> condition is similar leakage current, but capacitance density is smaller than FG annealing condition. One of this reason, I considered difference of La<sub>2</sub>O<sub>3</sub> thickness.

Figure3-26 shows current density-voltage characteristics. 300°C annealing condition was larger leakage current than 500°C at low voltage. At high voltage region, 300°C annealing condition was lower than 500°C. Annealing gases were not correlation and temperatures were correlation. This result was different conduction mechanism was shown. Detail of this shows next section.

Figure3-28 shows 1/C vs. current density characteristics of this study data and reference data ever published. These data of dielectric film and top/bottom electrode were different respectively. This study data is obtained very low leakage current for same 1/C. In this study, I used Pt for top/bottom electrode. And other published MIM capacitors used TiN, TaN etc for top/bottom electrode. Pt has the largest work function for these metals. Pt electrode is one of the reason that to obtained low leakage current.



But  $\text{La}_2\text{O}_3$  film is also the reason to obtained good characteristics. If good characteristics were obtained to change electrode from Pt to others, it is determined that  $\text{La}_2\text{O}_3$  film is good material for MIM capacitor.




Fig.3-19 TEM image of 300°C annealing sample







Fig.3-20 TEM image of 500°C annealing sample




(a) N<sub>2</sub> 300°C PDA+PMA




(b) N<sub>2</sub> 500°C PDA+PMA



(c) FG 300°C PDA+PMA




(d) FG 500°C PDA+PMA




(e) O<sub>2</sub> 300°C PDA+PMA

Fig.3-21 C-V characteristics with different annealing condition




(a) N<sub>2</sub> 300°C PDA+PMA

$$C = 17.98 \text{ fF}/\mu\text{m}^2, \alpha = 3118, \beta = -499$$




(b) N<sub>2</sub> 500°C PDA+PMA

$$C = 17.83 \text{ fF}/\mu\text{m}^2, \alpha = 2159, \beta = 181$$




(c) FG 300°C PDA+PMA

$$C = 19.98 \text{ fF}/\mu\text{m}^2, \alpha = 3764, \beta = -418$$



(d) FG 500°C PDA+PMA


$$C = 22.45 \text{ fF}/\mu\text{m}^2, \alpha = 3023, \beta = -20.9$$




(e) O<sub>2</sub> 300°C PDA+PMA

$$C = 18.91 \text{ fF}/\mu\text{m}^2, \alpha = 3920, \beta = -421$$

Fig.2-22 Normalized capacitance with different annealing conditions




(a) C-V Characteristic




(b) Normalized Capacitance


$C = 25.54 \text{ fF}/\mu\text{m}^2, \alpha = 5182, \beta = -1324$



(c) J-V Characteristic



(d) F-N plot



(e) Schottky plot

Fig.3-23 electrical characteristics of highest capacitance density MIM capacitor

In forming gas at 300°C for 10 minutes with PDA and PMA




Fig.3-24 VCC vs. capacitance density




Fig.3-25 Current density vs.  $1/C$  characteristics with 1V and 2V




Fig.3-26 Current density vs. voltage characteristics with different annealing condition





Fig.3-27 Temperature dependence with FG PDA and PMA at 300°C condition



- (1): TiTaO (K.C. Chiang, VLSI'05)[40]
- (2): Al/Hf/Nb/Hf/Al (S. J. kim, VLSI'05)[39]
- (3): HfO<sub>2</sub> (X. Yu, EDL'03)[18]
- (4): HfTbO (S. J. Kim, VLSI'03)[41]
- (5): Al/Hf/Al/Hf/Al (H, Hu, IEDM'03)[38]
- (6): Al/Ta/Al (T. Ishikawa, IEDM'02)[21]
- (7): HfO<sub>2</sub>/SiO<sub>2</sub> (S. J. Kim, VLSI'04)[14]

Fig.3-28 J-1/C with our study and reference data

Here, Al is Al<sub>2</sub>O<sub>3</sub>, Hf is HfO<sub>2</sub>, Nb is Nb<sub>2</sub>O<sub>5</sub>, and Ta is Ta<sub>2</sub>O<sub>5</sub>.



### 3.4.2 Conduction Mechanism

Figure 3-29 - 3-33 show conduction mechanism with different annealing condition. At 300°C annealing condition, Schottky and F-N conduction mechanism was shown as same as last section. Under low bias voltage, Schottky conduction was shown. Under high bias voltage, F-N conduction was shown in Fig. 3-29, 3-31 and 3-33. At 500°C annealing condition, P-F conduction was shown between Schottky and F-N conduction region in Fig. 3-30 and 3-32. This difference is annealing temperature, annealing time and gas correlation is not. I considered that 500°C annealing is introduced trap site in  $\text{La}_2\text{O}_3$ . P-F conduction is caused trap site in insulator. But leakage current of 500°C annealed sample under low voltage is lower than 300°C annealed sample.

In 300°C annealed condition, appeared conduction mechanisms are Schottky and F-N conduction. These conduction mechanisms are not caused trap sites, mainly. Schottky conduction is caused a band offset and F-N conduction is caused a high electric field. So, 300°C annealing is good annealing temperature that is expected very low trap sites. 500°C annealing is expected that increasing trap sites, but as leakage current was very low under low bias voltage region and high capacitance density was obtained, it is thought that  $\text{La}_2\text{O}_3$  film is stability at 500°C heating process with stability interface condition between  $\text{La}_2\text{O}_3$  and metal (or Si).





Fig.3-29  $\text{N}_2$  PDA+PMA 300°C conduction




Fig.3-30 N<sub>2</sub> PDA+PMA 500°C conduction





Fig.3-31 FG PDA+PMA 300°C conduction




Fig.3-32 FG PDA+PMA 500°C conduction




Fig.3-33 O<sub>2</sub> PDA+PMA 300°C conduction




Fig.3-34 J-V characteristic with conduction mechanism  $300^\circ\text{C}$  and  $500^\circ\text{C}$

### 3.4.3 Pt/La<sub>2</sub>O<sub>3</sub>/Si MIS Capacitor

In this study, effect of interface thought to use MIS and MIM structure. Upper electrode is Pt. Deposition condition and annealing condition is same as MIM and MIS. So, difference of MIS and MIM is structure, Pt/La<sub>2</sub>O<sub>3</sub>/Si and Pt/La<sub>2</sub>O<sub>3</sub>/Pt. Figure 3-35 shows MIS and MIM structures. Thickness of La<sub>2</sub>O<sub>3</sub> is 10.7 nm for as deposition. Annealing treatment is PDA and PMA in forming gas 300°C. After PDA, La<sub>2</sub>O<sub>3</sub> thickness becomes 8.3 nm on Si.

Figure 3-36 shows C-V characteristics of MIS and MIM capacitors with FG PDA and PMA annealing, 300°C, 10 minutes. In accumulation, capacitance of MIS capacitor is lower than MIM capacitor. Figure 3-37 shows J-V characteristics and conduction mechanism. Under low voltage, Schottky conduction was mainly both MIS and MIM capacitors. Under high voltage, F-N conduction is mainly, but appeared region were difference. MIM capacitor changed from Schottky to F-N faster. F-N conduction is strongly depended on electric field. This is thought that La<sub>2</sub>O<sub>3</sub> thickness of MIM capacitor is thinner than MIS capacitor.

So, La<sub>2</sub>O<sub>3</sub> film with interfacial layer is controlled is good material for next generation MIS devices.






Fig.3-35 MIS and MIM structure




Fig.3-36 C-V characteristics of MIS and MIM capacitors




Fig.3-37 J-V characteristics with conduction mechanism

### 3.4.4 Summary

In this section, to obtain characteristics high capacitance density, I improved Pt substrate roughness. Thinner thickness Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitor can fabricated to improve substrate roughness. Therefore, substrate roughness is one of important factor for MIM capacitor. The highest capacitance density and low leakage current were obtained at FG annealing condition. Annealing temperature dependence is obtained between 300°C and 500°C. At 300°C annealing condition, Schottky conduction and F-N conduction was obtained N<sub>2</sub>, O<sub>2</sub> and FG annealing, respectively. At 500°C annealing condition, Schottly conduction, P-F conduction and F-N conduction were obtained N<sub>2</sub> and FG annealing condition. Thus, annealing temperature increasing, trap site of insulator was increased.

# **Chapter 4**

# **Conclusion**

## 4.1 Conclusion of this study

Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitor was deposited by e-beam evaporation. Deposition temperature is room temperature. Heating at 250°C in deposition process, electrical characteristics were not obtained. Annealing gases are N<sub>2</sub>, O<sub>2</sub> and forming gas. Annealing temperature and time are 300°C and 500°C at 10 minutes. As same thickness of as deposition condition, La<sub>2</sub>O<sub>3</sub> film thickness was changed different thickness for annealing gas and temperature. Three annealing conditions used, only PDA, only PMA and PDA and PMA. With only PDA, high capacitance density was obtained higher than with only PMA condition. It is thought that thickness of with only PDA condition is thinner than only PMA condition. With PDA and PMA, capacitance density is as same as or less than PDA. With PDA and PMA is the best annealing condition to obtain good characteristics such as low leakage current, high capacitance density and small linear VCC  $\beta$ . With PDA and PMA condition, leakage current is one order lower than with only PDA or PMA condition. It is thought that interface between Pt electrode and La<sub>2</sub>O<sub>3</sub> film is more stability than with only PDA or PMA condition. This is also thought from linear VCC value  $\beta$ . The  $\beta$  value with only PDA or PMA conditions are very large and with PDA and PMA condition is very small. Small  $\beta$  value means to obtain near the same capacitance density in the same positive and negative bias voltages were applied. But it is expected that characteristics of only PMA condition is obtained same characteristics with PDA and PMA condition. However, characteristics between with only PMA and with PDA and PMA were different. Since La<sub>2</sub>O<sub>3</sub> film became densification with annealing, I considered that only PMA condition not only made stability but also formed defect in La<sub>2</sub>O<sub>3</sub> film or Pt-La<sub>2</sub>O<sub>3</sub> interface at the same time. In the results, PDA and PMA needed to obtain stability interface and good characteristics

for Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitor. However, Pt is known as stability metal in general, so difficult to form interfacial layer with many annealing condition. In other metal such as formed interfacial layer with annealing, with PDA and PMA may be not the best annealing condition.

Annealing temperature is increased from 300°C to 500°C, trap site increased from conduction mechanism characteristics. But in Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitor, it is enough stability with 500°C heating process if interface between La<sub>2</sub>O<sub>3</sub> and metal (or Si) is stability.

To improve substrate surface roughness, good characteristics were obtained. So, substrate roughness is important factor to obtain good characteristics of MIM capacitor.

For Pt/La<sub>2</sub>O<sub>3</sub>/Pt MIM capacitor, process conditions were depended on electrical characteristics strongly. Flat substrate surface and with PDA and PMA need to obtain good stability and electrical characteristics. At low annealing temperature condition is more stability than at high annealing temperature. However, at high annealing temperature condition is obtained high capacitance density and low leakage current under low bias voltage region. Annealing temperature condition is decided to target characteristics such as needed high capacitance density, low leakage current etc.

## 4.2 Future Issues

In this study, we obtained high capacitance density, low leakage current and small linear VCC  $\beta$ . On the other hand, quadratic VCC  $\alpha$  value is as same as other high-k material. Many high-k materials have positive  $\alpha$  value. But there is negative  $\alpha$  value material such as SiO<sub>2</sub>. And to laminate positive  $\alpha$  and negative  $\alpha$  materials, small  $\alpha$  is obtained [14]. Thus, to laminate SiO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub>, advantage of high relative dielectric constant is lost. Therefore, in the future, we need to research high relative dielectric constant and negative  $\alpha$  value material.

Substrate roughness effect is important factor to obtain good characteristics. Good surface substrate and high work function value metals also need to the future MIM capacitors.

# *Acknowledgements*

The author would like to give the greatest thanks to supervisor at Tokyo Institute of Technology, Professor Hiroshi Iwai for his continuous encouragement.

The author would like to thank Associate Professor Kazuo Tsutsui, Dr. Kuniyuki Kakushima and Dr. Parhat Ahmet for useful advice and great help whenever I met difficult problem.

The author would like to thank Professor Hiroshi Ishiwara and Associate Professor Eisuke Tokumitsu for their supported.

The author would like to thank research colleagues of Professor Iwai's Laboratory members for the kind friendship and active discussions.

The author would like to help of laboratory secretaries, Ms. Y. Hashizume, Ms. A. Matsumoto, Ms. N. Iizuka and Ms. T. Fukuyama.

This work supported by Semiconductor Research Academic Center (STARC).

Finally, the author would like to thank my parents, sister and brother to support my life and encourage me.

Akira Fukuyama,

Yokohama,

February, 2006



# References

- [1] International Technology Roadmap for Semiconductor, 2004
- [2] Y. Taur and T. Ning, Fundamentals of Modern VLSI devices, Cambridge, 1998
- [3] S. M. Sze, Physics of semiconductor devices, John Wiley & Sons Inc., 2ed, 1981
- [4] M. Lenzlinger and E. H. Snow, "Fowler-Nordheim Tunneling into Thermally Grown SiO<sub>2</sub>", *J. Applied Physics*, 40(1), pp.278-283, 1969
- [5] R. Blum, M. Sprave, J. Sablotny and M. Eich, "High-electric-field poling of nonlinear optical polymers", *J. Optical Society of America*, 15(1), pp.318-328, 1998
- [6] J. R. Yeargan and H. L. Taylor, "The Poole-Frenkel Effect with Compensation Present", *J. Applied Physics*, 39(12), pp.5600-5604, 1968
- [7] F. Chen, B. Li, A. Dufresne and R. Jammy, "Abrupt current increase due to space-charge-limited conduction in thin nitride-oxide stacked dielectric system", *J. Applied Physics*, 90(4), pp.1898-1902, 2001
- [8] J. Sworakowski, "Space-Charge-Limited Currents in Solids with Nonuniform Spatial Trap Distribution", *J. Applied Physics*, 41(1), pp.292-295, 1970
- [9] S. M. Sze, "Current Transport and Maximum Dielectric Strength of Silicon Nitride Films", *J. Applied Physics*, 38(7), pp.2951-2956, 1967
- [10] B. D. Salvo, G. Ghibaud, G. Pananakakis, B. Guillaumot and Reimbold, "A general bulk-limited transport analysis of a 10 nm-thick oxide stress-include leakage current", *Solid-State Electronics*, 44, pp.895-903, 2000
- [11] J. Robertson, "Band offsets of high dielectric constant gate oxide on silicon", *J. Non-Crystalline Solids*, 303, pp.94-100, 2002
- [12] S. J. Kim, B. J. Cho, M. F. Li, S. J. Ding, C. Zhu, M. B. Yu, B. Narayanan, A. Chin and D. L. Kwong, "Improvement of Voltage Linearity in High- $\kappa$  MIM Capacitor Using HfO<sub>2</sub>-SiO<sub>2</sub> Stacked Dielectric", *IEEE EDL*, 25(8), pp.538-540, August 2004
- [13] S. J. Ding, H. Hu, C. Zhu, M. F. Li, S. J. Kim, B. J. Cho, D. S. H. Chan, M. B. Yu, A. Y. Du, A. Chin and D. L. Kwong, "Evidence and Understanding of ALD HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate MIM Capacitor Outperforming Sandwich Counterparts", *IEEE EDL*, 25(10), pp.681-683, October 2004
- [14] S. J. Kim, B. J. Cho, M. F. Li, S. J. Ding, M. B. Yu, C. Zhu, A. Chin and D. L. Kwong, "Engineering of Voltage Nonlinearity in High-K MIM Capacitor for Analog/Mixed-Signal ICs", *Symposium of VLSI Tech.*, pp.208-209, 2004

- [15] S. J. Ding, H. Hu, C. Zhu, S. J. Kim, X. Yu, M. F. Li, B. J. Cho, D. S. H. Chan, M. B. Yu, S. C. Rustagi, A. Chin and D. L. Kwong, "RF, DC, and Reliability Characteristics of ALD HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate MIM Capacitors for Si RF IC Applications", *IEEE Transactions on Electron Devices*, 51(6), pp.886-894, June 2004
- [16] S. B. Chen, C. H. Lai, A. Chin, J. C. Hsieh and J. Liu, "High-Density MIM Capacitors Using Al<sub>2</sub>O<sub>3</sub> and AlTiO<sub>x</sub> Dielectrics" *IEEE EDL*, 23(4), pp.185-187, April 2002
- [17] M. Y. Yang, C. H. Huang, A. Chin, C. Zhu, M. F. Li and D. L. Kwong, "High-Density MIM Capacitors Using AlTaO<sub>x</sub> Dielectrics", *IEEE EDL*, 24(5), pp.306-308, May 2003
- [18] X. Yu, C. Xhu, H. Hu, A. Chin, M. F. Li, B. J. Cho, D. L. Kwong, P. D. Foo and M. B. Yu, "A High-Density MIM Capacitor (13 fF/μm<sup>2</sup>) Using ALD HfO<sub>2</sub> Dielectrics", *IEEE EDL*, 24(2), pp.63-65, February 2003
- [19] C. Zhu, H. Hu, X. Yu, S. J. Kim, A. Chin, M. F. Li, B. J. Cho and D. L. Kwong, "Voltage and Temperature Dependence of Capacitance of High-K HfO<sub>2</sub> MIM Capacitors: A Unified Understanding and Prediction", *IEDM Tech. Dig.*, pp.879-882, 2003
- [20] Y. Jeong, S. Won, D. Kwon, M. Song, W. Kim, M. Park, J. Jeong, H. S. Oh, H. Kang and K. Suh, "High Quality High-K MIM Capacitor by Ta<sub>2</sub>O<sub>5</sub>/HfO<sub>2</sub>/Ta<sub>2</sub>O<sub>5</sub> Multi-layered Dielectric and NH<sub>3</sub> Plasma Interface Treatment for Mixed-Signal/RF Applications", *Symposium of VLSI Tech.*, pp.222-223, 2004
- [21] T. Ishikawa, D. Kodama, Y. Matsui, M. Hiratani, T. Furusawa and D. Hisamoto, "High-Capacitance Cu/Ta<sub>2</sub>O<sub>5</sub>/Cu MIM Structure for SoC Applications Featuring a Single-Mask Add-on Process", *IEDM Tech. Dig.*, pp.940-942, 2002
- [22] S. J. Ding, H. Hu, H. F. Lim, S. J. Kim, X. F. Yu, C. Zhu, M. F. Li, B. J. Cho, D. S. H. Chan, S. C. Rustagi, M. B. Yu, A. Chin and D. L. Kwong, "High-Performance MIM Capacitor Using ALD High-κ HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate Dielectrics", *IEEE EDL*, 24(12), pp.730-732, December 2003
- [23] H. Hu, C. Zhu, X. Yu, A. Chin, M. F. Li, B. J. Cho, D. L. Kwong, P. D. Foo, M. B. Yu, X. Liu and J. Winkler, "MIM Capacitors Using Atomic-Layer-Deposited High-κ (HfO<sub>2</sub>)<sub>1-x</sub>(Al<sub>2</sub>O<sub>3</sub>)<sub>x</sub> Dielectrics", *IEEE EDL*, 24(2), pp.60-62, February 2003
- [24] Y. L. Tu, H. L. Lin, L. L. Chao, D. Wu, C. S. Tsai, C. Wang, C. F. Huang, C. H. Lin and J. Sun, "Characterization and Comparison of High-k Metal-Insulator-Metal (MIM) Capacitors in 0.13 μm Cu BEOL for Mixed-Mode and RF Applications", *Symposium of VLSI Tech.*, pp.79-80, 2003
- [25] H. Hu, C. Zhu, Y. F. Lu, M. F. Li, B. J. Cho and W. K. Choi, "A High Performance MIM Capacitor Using HfO<sub>2</sub> Dielectrics", *IEEE EDL*, 23(9), pp.514-516, 2002

- [26] S. J. Kim, B. J. Cho, M. F. Li, C. Zhu, A. Chin and D. L. Kwong, "Lanthanide (Tb)-Doped HfO<sub>2</sub> for High-Density MIM Capacitors", *IEEE EDL*, 24(7), pp.442-444, 2003
- [27] M. Y. Yang, C. H. Huang, A. Chin, C. Zhu, B. J. Cho, M. F. Li and D. L. Kwong, "Very High Density RF MIM Capacitor (17 fF/μm<sup>2</sup>) Using High-κ Al<sub>2</sub>O<sub>3</sub> Doped Ta<sub>2</sub>O<sub>5</sub> Dielectrics", *IEEE Microwave and Wireless Components Letters*, 13(10), pp.431-433, October 2003
- [28] K. S. Tan, S. Kiriaki, M. D. Wit, J. W. Fattaruso, C. Y. Tsay, W. E. Matthews and R. K. Hester, "Error Correction Techniques for High-Performance Differential A/D Converters", *IEEE J. Solid-State Circuits*, 25(6), pp.1318-1327, 1990
- [29] L. Manchanda, M. L. Green, R. B. van Dover, M. D. Morris, "Si-doped aluminates for high temperature metal-gate CMOS: Zr-Al-Si-O, a Novel gate dielectric for low power applications", *IEDM Tech. Dig.*, pp.23-27, 2000
- [30] C.H.Lee, H. F. Luan, W. P. Bai, S. J. Lee, T. S. Jeon, Y. Senzaki, D. Roberts and D. L. Kwong, "MOS characteristics of ultra thin rapid thermal CVD ZrO<sub>2</sub> and Zr silicate gate dielectrics", *IEDM Tech. Dig.*, pp.27-30, 2000
- [31] S.J.Lee, H. F. Luan, W. P. Bai, C. H. Lee, T. S. Jeon, Y. Senzaki, D. Roberts and D. L. Kwong, "High quality ultra thin CVD HfO<sub>2</sub> gate stack with poly-Sigate electrode", *IEDM Tech. Dig.*, pp.31-34, 2000
- [32] L. Kang, K. Onishi, Y. Jeon, B. H. Lee, C. Kang, W. J. Qi, R. Nieh, S. Gopalan, R. Choi and J. C. Lee, "MOSFET devices with polysilicon on single-layer HfO<sub>2</sub> high-k dielectrics", *IEDM Tech. Dig.*, pp.35-38, 2000
- [33] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao and W. J. Chen, "High Quality La<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> Gate Dielectrics with Equivalent Oxide Thickness 5-10 Å", *Symposium of VLSI Tech.*, pp.16-17, 2000
- [34] H. J. Osten, E. Bugiel, J. Dabrowski, A. Fissel, T. Guminskaya, J. P. Liu, H. J. Mussig, P. Zaumseil, "Epitaxial praseodymium oxide: a new high-K dielectric", *IWGI*, 2001
- [35] J-P. Maria, D. Wicaksana, A. I. Kingon, B. Busch, H. Schuite, E. Garfunkel and T. Gustafsson, "High temperature stability in lanthanum and zirconia-based gate dielectrics", *J. Applied Physics*, 90(7), pp.3476-3482, 2002
- [36] S. Jeon, K. Im, H. Yang, H. Lee, H. Sim, S. Choi, T. Jang and H. Hwong, "Excellent electrical characteristics of lanthanide (Pr, Nd, Sm, Gd and Dy) oxide and lanthanide-doped oxide for MOS gate dielectric applications", *IEDM Tech. Dig.*, 2001
- [37] H. Nohira, T. Shiraishi, T. Nakamura, K. Takahashi, M. Takeda, S. Ohmi, H. Iwai and T. Hattori, "Chemical and electronic structure of Lu<sub>2</sub>O<sub>3</sub>/Si interfacial transition

layer”, *J. Applied Surface Science*, 216(1), pp.234-238, 2003

[38] H. Hu, S. J. Ding, H. F. Lim, C. Zhu, M. F. Li, S. J. Kim, X. F. Yu, J. H. Chen, Y. F. Yong, B. J. Cho, D. S. H. Chan, S. C. Rustagi, M. B. Yu, C. H. Tung, A. Du, D. My, P. D. Foo, A. Chin and D. L. Kwong, “High Performance ALD HfO<sub>2</sub>-Al<sub>2</sub>O<sub>3</sub> Laminate MIM Capacitors for RF and Mixed Signal IC Applications”, *IEDM Tech. Dig.*, pp.379-382, 2003

[39] S. J. Kim, B. J. Cho, B. M. Yu, M. F. Li, Y. Z. Xiong, C. Zhu, A. Chin and D. L. Kwong, “High Capacitance Density (>17 fF/μm<sup>2</sup>) Nb<sub>2</sub>O<sub>5</sub>-based MIM Capacitors for Future RF IC Applications”, *Symposium of VLSI Tech.*, pp.56-57, 2005

[40] K. C. Chiang, A. Chin, C. H. Lai, W. J. Chen, C. F. Cheng, B. F. Hung and C. C. Liao, “Very High k and High Density TiTaO MIM Capacitors for Analog and RF applications”, *Symposium of VLSI Tech.*, pp.62-63, 2005

[41] S. J. Kim, B. J. Cho, M. F. Li, C. Zhu, A. Chin and D. L. Kwong, “HfO<sub>2</sub> and Lanthanide-doped HfO<sub>2</sub> MIM Capacitors for RF/Mixed IC Applications”, *Symposium of VLSI Tech.*, 2003

[42] Y. Kim, Doctorial Thesis, 2005