

Transport Optimization with Width Dependence of 3D-stacked GAA Silicon Nanowire FET with High-*k*/Metal Gate Stack

K. Tachi^{1,2,3}, T. Ernst¹, C. Dupré¹, A. Hubert¹, S. Bécu¹, H. Iwai³, S. Cristoloveanu², O. Faynot¹

¹CEA-LETI, MINATEC, 17 avenue des Martyrs 38054 Grenoble Cedex 9, France,

²IMEP-LAHC, INPG-MINATEC, 3 Parvis Louis Neel, 38016 Grenoble Cedex 1, France

³Frontier Research Center, Tokyo Institute of Technology, 4259, Nagatsuta, Midori-ku, Yokohama, 226-8502, Japan
Phone: +33 4 38 78 01 39, Fax: +33 4 38 78 54 59, E-mail: kiichi.tachi@cea.fr

Abstract

3D-staked gate-all-around Silicon Nanowire transistor (SNWT) with high-*k*/metal gate stack is successfully demonstrated and shows excellent transport properties. A high drive current per wire of 39 μ A for nFET was obtained. The carrier mobility degradation due to the high-*k* was not observed. However, low-temperature measurements show that the surface roughness limited mobility, which significantly affects the gate leakage, is lower than in FD-FET and FinFET, while phonon limited mobility remains unchanged.

Introduction

Gate-All-Around (GAA) silicon nanowire transistors (SNWTs) are most promising candidates for future CMOS due to reduced short-channel effects [1]. Simulation results indicate that the gate lengths in these devices can be scaled down to as small a dimension as the NW diameter itself [2]. To increase the drive current per device, for high density of integration, vertical stacking of NWs is very efficient thanks to increase in the available silicon surface per device [3-5]. In addition, the use of a metal gate and a high-*k* gate dielectric is also required to reduce the gate leakage, with a given equivalent oxide thickness (EOT), for further aggressive scaling [6].

In this paper, 3D-staked GAA SNWTs with high-*k*/metal gate stack are investigated. In particular, we demonstrate the impact of nanowire width on the carrier mobility limiting factors and gate leakage, using room and low temperature measurements.

Device Fabrication

Fig.1 shows a cross-sectional TEM image and a top view SEM image of 3D-stacked SNWTs. First, Reduced Pressure-Chemical Vapor Deposition (RP-CVD) was used to epitaxially grow (25 nm-Si /25 nm-SiGe) \times 3 superlattice on (100)SOI wafers in order to make vertically stacked wires. NWs are formed by using a hybrid DUV/e-beam lithography and a selective dry plasma etching [4]. After chemical cleaning of the channel surface, a HfO₂ (3 nm) / TiN (10 nm) / Poly-Si gate stack was deposited. Fig.2 shows the cross sectional TEM images of NWs with various size. We can also confirm that a lower-*k* SiO₂-like interfacial layer (T_{IL} : 1.5~2 nm) grows due to thermal process in Fig.2. Finally, the EOT, which is extracted from the NCSU CVC model and the CV curve normalized by the estimated effective surface area, is 2.6 nm. The minimum width of the wire is 10 nm as shown in Fig.2 (a).

Electrical Results

Fig.3 shows I-V curves of 15 nm 3D-stacked GAA SNWTs with $L_G=120$ nm. The currents are normalized by top view NW width. I_D-V_G plot exhibits near-ideal S.S. (62mV/dec for both n- and p-FET) and low DIBL (17mV/V for both n- and p-FETs). The off-currents I_{OFF} are low with I_{ON}/I_{OFF} ratio $>10^6$. On-currents I_{ON} at $V_{DD}=V_G=1.2$ V of 5.7mA/ μ m and 3.9mA/ μ m are obtained for n- and p-FETs, respectively. These extremely high values are due to the vertical stacked NWs (3 stacked wires) and the normalization by the top view width (15 nm in diameter). If I_{ON} is normalized by the effective width, the values are 465 μ A/ μ m for nFET and 313 μ A/ μ m for pFET. To evaluate the carrier transport property, I_{ON} per wire at $V_G-V_{TH}=0.9$ V is plotted in Fig.4. In comparison with reported values [7-12], I_{ON} of 39 μ A/wire for nFET with $L_G=120$ nm is very high.

Fig.5 shows I_{OFF}/I_{ON} characteristics with various L_G from 120 nm to 640 nm. Compared with FinFETs, the I_{OFF} of NWs are suppressed. Although HfO₂ was directly deposited on Si surface, Subthreshold Slope (S.S.) shows near ideal value in the whole NWs width range as shown in Fig. 6. Low interfacial trap density might be attributed to the SiO₂ interfacial layer, which was grown during thermal steps [13].

The effective mobility of SNWTs is extracted by using split C-V method with two different gate lengths to remove the overlap capacitance as shown in Fig.7 and 8. In pFET, the mobility for $W > 15$ nm is higher than (100) universal mobility at high N_{inv} . This striking feature may be attributed to two potential reasons; (i) SiGe layers or TiN metal gate induce compressive stress in the silicon channel [14, 15] and (ii) (110) side surface enables better mobility for pFETs. For narrower nanowire, it is clear that the mobilities of both n and pFET are degraded. The carrier mobility degradations due to the high-*k* is not observed by comparison with SiO₂ and planar bulk FET references [16-25] as shown in Fig.11 and 12, while the gate leakage current is not suppressed (Fig.13 (a)). It is probable that the relatively high leakage is due to the electric field concentration at the corner of quadrangular Si. In addition, the gate leakage increases with decreasing nanowire size as shown in Fig.13 (b). This may be also attributed to that the subband energy increases and the carriers approach the gate oxide interface, thereby increasing the tunneling probability [29]. Fig.14 and 15 show temperature dependence of mobility. By assuming $\mu(T)^{-1} = \mu_{ph}^{-1} + \mu_{sr}^{-1}$ at $N_{inv}=1 \times 10^{13} \text{ cm}^{-2}$ (T : temperature, μ_{ph} : phonon-limited mobility, μ_{sr} : surface-roughness limited mobility) and $\mu_{sr}=\mu(10\text{K})$, μ_{ph} of SNWT is the same as in FinFET and FD-FET, while μ_{sr} is lower. This high surface roughness also significantly affects the gate leakage [30].

Conclusion

The 3D-staked GAA SNWTs with high-*k* /metal gate stack have been studied. The mobility for both electron and hole decreases with decreasing NW size, while specific mobility degradation due to high-*k* is not observed. In addition, near ideal S.S. is obtained in spite of the use of high-*k* /metal gate. From these investigations, it appears that the performance of GAA SNWTs will be even enhanced by using further aggressive EOT scaling. However, their surface roughness must be controlled.

References

- [1] J.-T. Park *et al.*, IEEE Trans. Elec. Dev. 49(12) p.2222, 2002. [2] E. Gnani *et al.*, ESSDERC, p.371, 2006. [3] T. Ernst *et al.*, IEDM, p.745, 2008. [4] C. Dupre *et al.*, IEDM, p.749, 2008. [5] L. K. Bera *et al.*, IEDM, p.551, 2006. [6] K. Mistry *et al.*, IEDM, p.247, 2007. [7] S. D. Suk *et al.*, VLSI, p.38, 2008. [8] Y. Jiang *et al.*, VLSI, p.34, 2008. [9] K. H. Yeo *et al.*, IEDM, p.539, 2006. [10] N. Singh *et al.*, IEDM, p.547, 2006. [11] H. Lee *et al.*, VLSI, p.58, 2006. [12] Y. Tian *et al.*, IEDM, p.895, 2007. [13] K. Kakushima *et al.*, ESSDERC, p.126, 2008. [14] S. D. Suk *et al.*, IEDM, p.891, 2007. [15] C. Y. Kang *et al.*, IEEE Elec. Dev. Lett. 29(5), p.487, 2008. [16] J. Chen *et al.*, VLSI, p.32, 2008. [17] W. Tsai *et al.*, VLSI, p.21, 2003. [18] Y. Akiyama *et al.*, VLSI, p.218, 2005. [19] C. Choi *et al.*, VLSI, p.226, 2005. [20] H.N. Alshareef *et al.*, VLSI, p.7, 2006. [21] Y. Akasaka *et al.*, VLSI, p.164, 2006. [22] T. Ando *et al.*, VLSI, p.166, 2006. [23] W. Mizubayashi *et al.*, VLSI, p.42, 2008. [24] T. Watanabe *et al.*, VLSI, p.19, 2003. [25] A. Morioka *et al.*, VLSI, p.165, 2003. [26] L.-A. Ragnarsson *et al.*, VLSI, p.234, 2005. [27] X. P. Wang *et al.*, VLSI, p.9, 2006. [28] P.F.Hsu *et al.*, VLSI, p.11 2006. [29] L. Chang *et al.*, IEEE Trans. Elec. Dev., 49, p.2288, 2002. [30] H. Khan *et al.*, J. Vac. Sci. Technol. B 25(4), p.1437, 2007.




Fig. 1 3D-stacked NWs. (a) Cross sectional TEM image. (b) Top view SEM image.




Fig. 2 Cross sectional TEM images of 3D-stacked NWs with HfO₂/TiN gate stack. (a) Rectangular NW with Si Width (W)/Height (H)=10nm/15nm. (b) Square NW with W/H=15nm/15nm. (c) Rectangular NW with W/H=30nm/15nm.




Fig. 3 I_D - V_G characteristics of nFET and pFET NWs of 15nm width. $L_G=120$ nm.




Fig. 4 I_{ON} current per wire. The values (in nm) in brackets are the diameters.




Fig. 5 I_{ON}/I_{OFF} characteristics of nFET and pFET. $L_G=120\sim 640$ nm. Compared with FinFETs, the I_{OFF} of NWs are suppressed.




Fig. 6 S.S. trend as a function of NW width.




Fig. 7 C_{gc} extraction. The overlap capacitance is eliminated by using two different gate lengths.




Fig. 8 (a) Electron and (b) hole mobility characteristics of NWs. $L_G=570$ nm.




Fig. 11 Electron mobility at $N_{inv}=5 \times 10^{12} \text{ cm}^{-2}$ as a function of NW width in comparison with SiO₂ SNWTs.




Fig. 12 Comparison of peak electron mobility in NWs and planar bulk FETs.




Fig. 13. Gate leakage current density of SNWT with HfO₂/TiN gate stack. (a) Comparison with planar bulk FETs. (b) NW width dependence.




Fig. 14 Temperature dependence of (a) electron and (b) hole mobility of SNWT and FinFET.




Fig. 15 Extraction of surface roughness and phonon limited mobility by Matthiessen's rule. $W/H=15\text{nm}/19\text{nm}$ for nSNWT. $W/H=15\text{nm}/160\text{nm}$ for nFinFET. $W/T_{Si}=10\mu\text{m}/10\text{nm}$ for nFDFET.

Acknowledgement

This work was supported by the French National Research Agency (ANR) through Carnot Institute funding.